Alternatives and similar repositories for segscope

Users that are interested in segscope are comparing it to the libraries listed below

• iamywang / bp-security-framework
  Research Artifact for HPCA'24 Paper: *Modeling, Derivation, and Automated Analysis of Branch Predictor Security Vulnerabilities*.
  ☆11Updated 3 months ago
• zhangxin00 / thermalscope
  Proof-of-concept implementation for the paper "ThermalScope: A Practical Interrupt Side Channel Attack Based On Thermal Event Interrupts"…
  ☆13Updated last year
• amosbe / spectre-without-shared-memory
  Spectre variant 1 exploitation via PRIME+PROBE
  ☆10Updated 6 years ago
• cgvwzq / cachequery
  HW interface for memory caches
  ☆28Updated 5 years ago
• dn0sar / frontal_poc
  Proof-of-Concept of the Frontal Attack
  ☆11Updated 2 years ago
• cgvwzq / polca
  Tool for inferring cache replacement policies with automata learning. Uses LearnLib and Sketch.
  ☆16Updated 5 years ago
• cispa / mwait
  Proof-of-concept implementation for the paper "(M)WAIT for It: Bridging the Gap between Microarchitectural and Architectural Side Channel…
  ☆27Updated 2 years ago
• riscv / riscv-memory-tagging
  Memory Tagging ISA extension that can be used by software to enforce memory tag checks on memory loads and stores
  ☆26Updated last month
• isec-tugraz / halfdouble
  ☆16Updated 3 years ago
• SNU-HPCS / UC-Check
  Software artifacts for "UC-Check: Characterizing Micro-operation Caches in x86 Processors and Implications in Security and Performance" (…
  ☆11Updated 4 years ago
• gururaj-s / streamline
  Streamline Covert Channel Attack (presented in ASPLOS'21)
  ☆22Updated 4 years ago
• adilahmad17 / Veil
  ☆10Updated last year
• gururaj-s / mirage
  MIRAGE (USENIX Security 2021)
  ☆14Updated 2 years ago
• comparch-security / cpu-sec-bench
  Security Test Benchmark for Computer Architectures
  ☆21Updated 4 months ago
• cwfletcher / oisa
  Data oblivious ISA prototyped on the RISC-V BOOM processor.
  ☆23Updated 3 years ago
• flowyroll / uarchsec
  ☆48Updated 7 years ago
• mjyan0720 / InvisiSpec-1.0
  Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.
  ☆61Updated 5 years ago
• efeslab / dolma
  ☆14Updated 4 years ago
• mars-research / lvd-bflank
  ☆12Updated 3 years ago
• dskarlatos / MicroScope
  Microscope: Enabling Microarchitectural Replay Attacks
  ☆20Updated 5 years ago
• vusec / tlbdr
  ☆17Updated 3 years ago
• comparch-security / cache-model
  A behavioural cache model for analysing the cache behaviour under side-channel attack.
  ☆28Updated 7 months ago
• intel-staging / td-partitioning-svsm
  ☆14Updated 2 months ago
• sam1013 / timberv-riscv-tools
  RISC-V Tools (GNU Toolchain, ISA Simulator, Tests)
  ☆23Updated 6 years ago
• mktrm / SecSMT_Artifact
  The artifact for SecSMT paper -- Usenix Security 2022
  ☆31Updated 3 years ago
• intel / pinball2elf
  ☆44Updated 6 months ago
• scy-phy / plumber
  Code for the CCS 2022 paper "Microarchitectural Leakage Templates and Their Application to Cache-Based Side Channels".
  ☆17Updated 3 years ago
• libtea / frameworks
  Microarchitectural attack development frameworks for prototyping attacks in native code (C, C++, ASM) and in the browser
  ☆62Updated 3 years ago
• jdmccalpin / SKX-SF-Conflicts
  Repeated access to L2-containable loops to look for snoop filter conflicts on Intel Skylake Xeon processors.
  ☆29Updated 7 years ago
• FxPiGaAo / Hacky-Racer
  ☆17Updated 7 months ago