Alternatives and similar repositories for segscope

Users that are interested in segscope are comparing it to the libraries listed below

• zhangxin00 / thermalscope
  Proof-of-concept implementation for the paper "ThermalScope: A Practical Interrupt Side Channel Attack Based On Thermal Event Interrupts"…
  ☆12Updated 8 months ago
• cgvwzq / cachequery
  HW interface for memory caches
  ☆28Updated 5 years ago
• cgvwzq / polca
  Tool for inferring cache replacement policies with automata learning. Uses LearnLib and Sketch.
  ☆16Updated 5 years ago
• comparch-security / cache-model
  A behavioural cache model for analysing the cache behaviour under side-channel attack.
  ☆26Updated last month
• vusec / tlbdr
  ☆18Updated 2 years ago
• SNU-HPCS / UC-Check
  Software artifacts for "UC-Check: Characterizing Micro-operation Caches in x86 Processors and Implications in Security and Performance" (…
  ☆10Updated 3 years ago
• gururaj-s / mirage
  MIRAGE (USENIX Security 2021)
  ☆13Updated last year
• cispa / mwait
  Proof-of-concept implementation for the paper "(M)WAIT for It: Bridging the Gap between Microarchitectural and Architectural Side Channel…
  ☆26Updated last year
• isec-tugraz / halfdouble
  ☆16Updated 3 years ago
• gururaj-s / streamline
  Streamline Covert Channel Attack (presented in ASPLOS'21)
  ☆20Updated 4 years ago
• comparch-security / cpu-sec-bench
  Security Test Benchmark for Computer Architectures
  ☆21Updated 6 months ago
• mjyan0720 / InvisiSpec-1.0
  Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.
  ☆60Updated 5 years ago
• efeslab / dolma
  ☆13Updated 4 years ago
• gururaj-s / cleanupspec
  CleanupSpec (MICRO-2019)
  ☆16Updated 4 years ago
• cwfletcher / oisa
  Data oblivious ISA prototyped on the RISC-V BOOM processor.
  ☆22Updated 3 years ago
• cispa / Microarchitectural-Hash-Function-Recovery
  Proof-of-concept implementation for the paper "Efficient and Generic Microarchitectural Hash-Function Recovery" (IEEE S&P 2024)
  ☆30Updated last year
• renxida / iseedeaduops-poc
  Proof-of-concept for I See Dead Micro-Ops transient execution attack
  ☆14Updated 3 years ago
• jdmccalpin / SKX-SF-Conflicts
  Repeated access to L2-containable loops to look for snoop filter conflicts on Intel Skylake Xeon processors.
  ☆29Updated 7 years ago
• CPU-THU / Spectre-V4-ng
  The code in this project demonstrates 2 novel Spectre-V4 attacks, named as out-of-place Spectre-STL and Spectre-CTL, based on the Specula…
  ☆22Updated last year
• libtea / frameworks
  Microarchitectural attack development frameworks for prototyping attacks in native code (C, C++, ASM) and in the browser
  ☆61Updated 3 years ago
• riscv / riscv-memory-tagging
  Memory Tagging ISA extension that can be used by software to enforce memory tag checks on memory loads and stores
  ☆21Updated last week
• dskarlatos / MicroScope
  Microscope: Enabling Microarchitectural Replay Attacks
  ☆19Updated 5 years ago
• FPSG-UIUC / Peek-a-Walk
  Proof-of-concept code for the IEEE S&P 2025 paper "Peek-a-Walk: Leaking Secrets via Page Walk Side Channels"
  ☆24Updated last month
• FxPiGaAo / Hacky-Racer
  ☆16Updated last month
• clementine-m / msr-uncore-cbo
  This repository contains some tools to monitor the UNC_CBO_CACHE_LOOKUP event of the C-Boxes.
  ☆11Updated 7 years ago
• Compass-All / CCS22-StrongBox
  ☆33Updated 2 years ago
• efeslab / moesi-prime
  ☆15Updated 2 years ago
• KULeuven-COSIC / PRIME-SCOPE
  The open-source component of Prime+Scope, published at CCS 2021
  ☆34Updated 2 years ago
• flowyroll / uarchsec
  ☆45Updated 6 years ago
• intel / pinball2elf
  ☆40Updated last month