Alternatives and similar repositories for Logic-Simulator

Users that are interested in Logic-Simulator are comparing it to the libraries listed below

• fegennari / CircuitSolver
  Digital/Analog Circuit Design and Simulation System for Windows
  ☆28Updated 6 years ago
• michaelriri / 16-bit-risc-processor
  A 16-bit Reduced Instruction Set Computing(RISC) processor capable of fetching and executing a set of 16-bit machine instructions.
  ☆19Updated last year
• synogate / gatery
  Gatery, a library for circuit design.
  ☆21Updated 11 months ago
• estarq / i8051emu
  Intel 8051 microcontroller emulator
  ☆17Updated 3 years ago
• judefdiv / gdscpp
  C++ library to create and read GDSII file
  ☆23Updated last year
• IrfanJames / CircuitSimulator_SFML
  Circuit Simulator in C++/SFML
  ☆12Updated 9 months ago
• matijakevic / mcircuit
  A digital logic simulator inspired by Logisim.
  ☆50Updated 4 years ago
• RohanNagar / parallel-logic-networks
  Gate-Level Simulation on a GPU
  ☆10Updated 9 years ago
• hneemann / Assembler
  Assembler for the Digital example processor
  ☆56Updated 2 years ago
• ProfessorShaban / risc-v-simulator
  RISC-V assembler/simulator with GUI
  ☆14Updated 3 years ago
• PavlenkoG / ECP5_PCIE_Analyzer
  ☆17Updated 2 years ago
• rochus-keller / QtcVerilog
  This is a stand-alone Verilog IDE derived from a QtCreator 3.6.1 subset featuring the VerilogCreator plugin
  ☆21Updated 3 years ago
• leonardt / verilogAST-cpp
  C++17 implementation of an AST for Verilog code generation
  ☆24Updated 2 years ago
• rafael1193 / spicegui
  Graphical user interface for circuit simulation on GNU/Linux using ngspice
  ☆17Updated 9 years ago
• stnolting / neorv32-riscof
  ✔️ Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.
  ☆35Updated this week
• merledu / SIngle-Cycle-RISC-V-In-Verilog
  This repository contains the verilog code files of Single Cycle RISC-V architecture
  ☆37Updated 5 years ago
• tomhea / farray
  Initialize / Fill C++ array fast - O(1) time with only 1 extra bit of memory.
  ☆31Updated 2 years ago
• x653 / xv6-riscv-fpga
  Build a RISC-V computer system on fpga iCE40HX8K-EVB and run UNIX xv6 using only FOSS (free and open source hard- and software).
  ☆56Updated 2 years ago
• ghorwin / BlockMod
  A C++ programming library (based on Qt) for graphical block modeling, with graphical connection editing and serialization of the block sc…
  ☆37Updated 2 years ago
• freand76 / digsim
  An interactive digital logic simulator with verilog support (Yosys)
  ☆26Updated last week
• leos313 / DOOM_FPGA
  Accelerating a Classic 3D Video Game (The DOOM) on Heterogeneous Reconfigurable MPSoCs
  ☆20Updated 5 years ago
• SimonBuxx / Linkuit-Studio
  A platform for learning and experimenting with logic circuits
  ☆25Updated last month
• dominiksalvet / limen-alpha
  Dual-core 16-bit RISC processor
  ☆11Updated last year
• CEatBTU / FGPU
  FGPU is a soft GPU-like architecture for FPGAs. It is described in VHDL, fully customizable, and can be programmed using OpenCL.
  ☆61Updated 11 months ago
• Apress / clean-cpp20
  Source Code for 'Clean C++20' by Stephan Roth
  ☆42Updated 4 years ago
• parallella / openeda
  Open source EDA chip design flow
  ☆51Updated 8 years ago
• RTimothyEdwards / irsim
  IRSIM switch-level simulator for digital circuits
  ☆35Updated 2 weeks ago
• msoeken / alice
  C++ command shell library
  ☆53Updated last year
• addisonElliott / SCIC
  Project of Addison Elliott and Dan Ashbaugh to create IC layout of 32-bit custom CPU used in teaching digital design at SIUE.
  ☆14Updated 7 years ago
• Theldus / MSW
  A simple 16-bit CPU built in Logisim
  ☆57Updated 6 years ago