Alternatives and similar repositories for Logic-Simulator

Users that are interested in Logic-Simulator are comparing it to the libraries listed below

• s94285 / SPICE
  A LTSPICE like circuit simulation software, base on Qt
  ☆28Updated 5 years ago
• fegennari / CircuitSolver
  Digital/Analog Circuit Design and Simulation System for Windows
  ☆28Updated 7 years ago
• RohanNagar / parallel-logic-networks
  Gate-Level Simulation on a GPU
  ☆10Updated 9 years ago
• synogate / gatery
  Gatery, a library for circuit design.
  ☆22Updated last year
• defparam / higan-verilog
  This is a higan/Verilator co-simulation example/framework
  ☆51Updated 7 years ago
• gh-code / libCircuit
  libCircuit is a C++ Library for EDA software development
  ☆18Updated 7 years ago
• Theldus / MSW
  A simple 16-bit CPU built in Logisim
  ☆57Updated 6 years ago
• JulyWitch / vhdl_ghdl_examples
  Simple VHDL examples using ghdl as compiler and wave generating
  ☆12Updated 3 years ago
• dominiksalvet / limen-alpha
  Dual-core 16-bit RISC processor
  ☆11Updated last year
• DoctorWkt / ULX3S-Blinky
  A blinky project for the ULX3S v3.0.3 FPGA board
  ☆17Updated 3 weeks ago
• rochus-keller / QtcVerilog
  This is a stand-alone Verilog IDE derived from a QtCreator 3.6.1 subset featuring the VerilogCreator plugin
  ☆21Updated 3 years ago
• Ashwin-Rajesh / RiSC-16
  RiSC 16 is a simple 16 bit instruction set with 8 instructions and 3 instruction formats. This is an RTL implementation in verilog, instr…
  ☆12Updated 4 years ago
• leos313 / DOOM_FPGA
  Accelerating a Classic 3D Video Game (The DOOM) on Heterogeneous Reconfigurable MPSoCs
  ☆20Updated 5 years ago
• msoeken / alice
  C++ command shell library
  ☆51Updated last year
• pepijndevos / seqpu
  A bit-serial CPU
  ☆19Updated 6 years ago
• x653 / xv6-riscv-fpga
  Build a RISC-V computer system on fpga iCE40HX8K-EVB and run UNIX xv6 using only FOSS (free and open source hard- and software).
  ☆60Updated 2 years ago
• stnolting / neorv32-riscof
  ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.
  ☆38Updated last week
• judefdiv / gdscpp
  C++ library to create and read GDSII file
  ☆23Updated last year
• freand76 / digsim
  An interactive digital logic simulator with verilog support (Yosys)
  ☆27Updated last month
• pulp-platform / pulp-freertos
  FreeRTOS for PULP
  ☆16Updated 2 years ago
• PavlenkoG / ECP5_PCIE_Analyzer
  ☆17Updated 2 years ago
• addisonElliott / SCIC
  Project of Addison Elliott and Dan Ashbaugh to create IC layout of 32-bit custom CPU used in teaching digital design at SIUE.
  ☆14Updated 7 years ago
• clothbot / Pyvams
  Python Verilog-AMS Parser
  ☆12Updated 10 years ago
• michaelriri / 16-bit-risc-processor
  A 16-bit Reduced Instruction Set Computing(RISC) processor capable of fetching and executing a set of 16-bit machine instructions.
  ☆20Updated last year
• estarq / i8051emu
  Intel 8051 microcontroller emulator
  ☆17Updated 3 years ago
• libresilicon / coriolis
  autorouter forked from https://www-soc.lip6.fr/git/coriolis.git
  ☆15Updated 7 years ago
• RTimothyEdwards / irsim
  IRSIM switch-level simulator for digital circuits
  ☆35Updated 2 months ago
• ZipCPU / zipversa
  A Versa Board implementation using the AutoFPGA/ZipCPU infrastructure
  ☆17Updated 6 years ago
• stacksmith / fpgasm
  FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)
  ☆54Updated 4 years ago
• rochus-keller / Verilog
  This is the Verilog 2005 parser used by VerilogCreator
  ☆15Updated 6 years ago