Alternatives and similar repositories for Logic-Simulator

Users that are interested in Logic-Simulator are comparing it to the libraries listed below

• fegennari / CircuitSolver
  Digital/Analog Circuit Design and Simulation System for Windows
  ☆28Updated 6 years ago
• Theldus / MSW
  A simple 16-bit CPU built in Logisim
  ☆57Updated 6 years ago
• rafael1193 / spicegui
  Graphical user interface for circuit simulation on GNU/Linux using ngspice
  ☆17Updated 9 years ago
• matijakevic / mcircuit
  A digital logic simulator inspired by Logisim.
  ☆50Updated 4 years ago
• RohanNagar / parallel-logic-networks
  Gate-Level Simulation on a GPU
  ☆10Updated 9 years ago
• franzflasch / leiwand_rv32
  RISC-V RV32I CPU written in verilog
  ☆10Updated 5 years ago
• ProfessorShaban / risc-v-simulator
  RISC-V assembler/simulator with GUI
  ☆14Updated 3 years ago
• addisonElliott / SCIC
  Project of Addison Elliott and Dan Ashbaugh to create IC layout of 32-bit custom CPU used in teaching digital design at SIUE.
  ☆14Updated 7 years ago
• ghorwin / BlockMod
  A C++ programming library (based on Qt) for graphical block modeling, with graphical connection editing and serialization of the block sc…
  ☆37Updated 3 years ago
• defparam / higan-verilog
  This is a higan/Verilator co-simulation example/framework
  ☆51Updated 7 years ago
• mirimmad / riscv
  RISC-V(RV32IM) emulator with support for syscalls.
  ☆30Updated 2 years ago
• rochus-keller / QtcVerilog
  This is a stand-alone Verilog IDE derived from a QtCreator 3.6.1 subset featuring the VerilogCreator plugin
  ☆21Updated 3 years ago
• wsong83 / Asynchronous-Verilog-Synthesiser
  Synthesiser for Asynchronous Verilog Language
  ☆20Updated 11 years ago
• tomhea / farray
  Initialize / Fill C++ array fast - O(1) time with only 1 extra bit of memory.
  ☆31Updated 2 years ago
• VioletGiraffe / UEFI-Bootloader
  A simple UEFI bootloader written in C++17 that does not need any third-party support code like Tianocore EDK or gnu-efi; only needs a han…
  ☆21Updated 3 years ago
• MoserMichael / cppcombinator
  parser combinator and AST generator in c++17
  ☆24Updated 2 years ago
• jkolek / cparser
  C11 parser with GNU C extensions written in C++14
  ☆18Updated 7 years ago
• dmatlack / moridin
  a simple operating system
  ☆10Updated 10 years ago
• kokke / tiny-lint-c
  A small and simple static analysis tool for C in C
  ☆33Updated last year
• mausimus / rvcc
  Standalone C compiler for RISC-V and ARM
  ☆95Updated last year
• jpan127 / compiler
  C-- Compiler using Antlr4
  ☆17Updated 7 years ago
• OpenCAPI / omi_device_ice
  An example OMI Device FPGA with 2 DDR4 memory ports
  ☆19Updated 2 years ago
• cwbaker / lalr
  LALR(1) parser for C++
  ☆80Updated last year
• bit-hack / riscv-vm
  A Small RISC-V Virtual Machine
  ☆92Updated 3 years ago
• PavlenkoG / ECP5_PCIE_Analyzer
  ☆17Updated 2 years ago
• pepijndevos / seqpu
  A bit-serial CPU
  ☆19Updated 6 years ago
• leonardt / verilogAST-cpp
  C++17 implementation of an AST for Verilog code generation
  ☆24Updated 2 years ago
• CEatBTU / FGPU
  FGPU is a soft GPU-like architecture for FPGAs. It is described in VHDL, fully customizable, and can be programmed using OpenCL.
  ☆63Updated last year
• paripath / cdf
  Simplify VLSI (timing, power, noise, correlation, reliability) modeling and analysis with Characterization Description Format
  ☆13Updated 5 years ago
• KestrelComputer / polaris
  RISC-V RV64IS-compatible processor for the Kestrel-3
  ☆21Updated 2 years ago