OmarBazaraa / Logic-SimulatorLinks
A combinational logic circuit design and simulation app for Windows written in C++ using CMU graphics library.
☆28Updated 7 years ago
Alternatives and similar repositories for Logic-Simulator
Users that are interested in Logic-Simulator are comparing it to the libraries listed below
Sorting:
- A LTSPICE like circuit simulation software, base on Qt☆27Updated 5 years ago
- Digital/Analog Circuit Design and Simulation System for Windows☆28Updated 6 years ago
- This is a stand-alone Verilog IDE derived from a QtCreator 3.6.1 subset featuring the VerilogCreator plugin☆21Updated 3 years ago
- ☆17Updated last year
- C++ library to create and read GDSII file☆22Updated last year
- Gate-Level Simulation on a GPU☆10Updated 8 years ago
- 🖥a simple c-like language compiler☆18Updated 7 years ago
- Gatery, a library for circuit design.☆21Updated 9 months ago
- Graphical user interface for circuit simulation on GNU/Linux using ngspice☆17Updated 9 years ago
- A C++ programming library (based on Qt) for graphical block modeling, with graphical connection editing and serialization of the block sc…☆37Updated 2 years ago
- Dual-core 16-bit RISC processor☆11Updated last year
- Project of Addison Elliott and Dan Ashbaugh to create IC layout of 32-bit custom CPU used in teaching digital design at SIUE.☆14Updated 6 years ago
- Initialize / Fill C++ array fast - O(1) time with only 1 extra bit of memory.☆30Updated 2 years ago
- Graphical logic editor/simulator☆114Updated 6 years ago
- cppcast podcast website☆21Updated 2 years ago
- Source Code for 'Clean C++20' by Stephan Roth☆41Updated 4 years ago
- An open source algebraic modelling language implemented as a C++ class library☆10Updated 5 years ago
- Simulation VCD waveform viewer, using old Motif UI☆27Updated 2 years ago
- RISC-V assembler/simulator with GUI☆14Updated 3 years ago
- IRSIM switch-level simulator for digital circuits☆34Updated 5 months ago
- C++ command shell library☆53Updated 11 months ago
- ✔️ Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.☆34Updated this week
- ReonV is a modified version of the Leon3, a synthesisable VHDL model of a 32-bit processor originally compliant with the SPARC V8 archite…☆77Updated 2 years ago
- FPGA Hardware Simulation Framework☆15Updated 2 years ago
- A 16-bit Reduced Instruction Set Computing(RISC) processor capable of fetching and executing a set of 16-bit machine instructions.☆18Updated last year
- An exploration of tree and force-directed graph drawing algorithms.☆13Updated 7 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆18Updated 2 years ago
- A platform for learning and experimenting with logic circuits☆24Updated last week
- Accelerating a Classic 3D Video Game (The DOOM) on Heterogeneous Reconfigurable MPSoCs☆18Updated 5 years ago
- Python Verilog-AMS Parser☆12Updated 9 years ago