OmarBazaraa / Logic-SimulatorLinks
A combinational logic circuit design and simulation app for Windows written in C++ using CMU graphics library.
☆30Updated 7 years ago
Alternatives and similar repositories for Logic-Simulator
Users that are interested in Logic-Simulator are comparing it to the libraries listed below
Sorting:
- A LTSPICE like circuit simulation software, base on Qt☆28Updated 5 years ago
- Digital/Analog Circuit Design and Simulation System for Windows☆28Updated 7 years ago
- Dual-core 16-bit RISC processor☆11Updated last year
- A digital logic simulator inspired by Logisim.☆50Updated 4 years ago
- Graphical user interface for circuit simulation on GNU/Linux using ngspice☆17Updated 9 years ago
- C++ command shell library☆52Updated last year
- C++ library to create and read GDSII file☆23Updated last year
- Gate-Level Simulation on a GPU☆10Updated 9 years ago
- Intel 8051 microcontroller emulator☆17Updated 3 years ago
- Project of Addison Elliott and Dan Ashbaugh to create IC layout of 32-bit custom CPU used in teaching digital design at SIUE.☆14Updated 7 years ago
- EPWave -- The Free Interactive Browser-Based Wave Viewer☆14Updated 10 years ago
- Python Verilog-AMS Parser☆12Updated 10 years ago
- Open source EDA chip design flow☆51Updated 8 years ago
- 32-bit soft RISCV processor for FPGA applications☆19Updated 2 years ago
- Circuit Simulator in C++/SFML☆12Updated 10 months ago
- A custom C++ routine to identify logic gates in the layout extracted netlist (SPICE) of digital circuits and generate gate-level Verilog …☆32Updated last year
- Synthesiser for Asynchronous Verilog Language☆20Updated 11 years ago
- Light-weight C++ library for embedding Python into C++☆19Updated 5 years ago
- Simplify VLSI (timing, power, noise, correlation, reliability) modeling and analysis with Characterization Description Format☆13Updated 5 years ago
- This is a stand-alone Verilog IDE derived from a QtCreator 3.6.1 subset featuring the VerilogCreator plugin☆21Updated 3 years ago
- Source Code for 'Clean C++20' by Stephan Roth☆42Updated 4 years ago
- Simple schematic/diagram editor☆42Updated 3 weeks ago
- A 16-bit Reduced Instruction Set Computing(RISC) processor capable of fetching and executing a set of 16-bit machine instructions.☆19Updated last year
- This repository presents the mixed signal design of a Counter Type/ Ramp Type ADC. The Digital part of the circuit i.e 4- bit counter is …☆11Updated 3 years ago
- A copy of the latest version of MVSIS☆12Updated 4 years ago
- ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.☆38Updated last week
- Initialize / Fill C++ array fast - O(1) time with only 1 extra bit of memory.☆31Updated 2 years ago
- Convert C files into Verilog☆19Updated 6 years ago
- FGPU is a soft GPU-like architecture for FPGAs. It is described in VHDL, fully customizable, and can be programmed using OpenCL.☆64Updated last year
- This project shows the design of two 4-bit current steering DACs, based on Binary and Segmented architectures at VDD=1.8V supply, using h…☆21Updated 8 months ago