Alternatives and similar repositories for Logic-Simulator

Users that are interested in Logic-Simulator are comparing it to the libraries listed below

• fegennari / CircuitSolver
  Digital/Analog Circuit Design and Simulation System for Windows
  ☆28Updated 6 years ago
• s94285 / SPICE
  A LTSPICE like circuit simulation software, base on Qt
  ☆27Updated 5 years ago
• wsong83 / Asynchronous-Verilog-Synthesiser
  Synthesiser for Asynchronous Verilog Language
  ☆20Updated 10 years ago
• stnolting / neorv32-riscof
  ✔️ Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.
  ☆34Updated this week
• rochus-keller / QtcVerilog
  This is a stand-alone Verilog IDE derived from a QtCreator 3.6.1 subset featuring the VerilogCreator plugin
  ☆21Updated 3 years ago
• paripath / cdf
  Simplify VLSI (timing, power, noise, correlation, reliability) modeling and analysis with Characterization Description Format
  ☆13Updated 5 years ago
• RohanNagar / parallel-logic-networks
  Gate-Level Simulation on a GPU
  ☆10Updated 8 years ago
• ProfessorShaban / risc-v-simulator
  RISC-V assembler/simulator with GUI
  ☆14Updated 3 years ago
• pulp-platform / pulp-freertos
  FreeRTOS for PULP
  ☆15Updated 2 years ago
• matijakevic / mcircuit
  A digital logic simulator inspired by Logisim.
  ☆50Updated 4 years ago
• fcayci / vhdl-digital-design
  VHDL code examples for a digital design course
  ☆21Updated 5 years ago
• synogate / gatery
  Gatery, a library for circuit design.
  ☆21Updated 10 months ago
• mjkkirschner / simpleGPUCore
  verilog/FPGA hardware description for very simple GPU
  ☆17Updated 6 years ago
• prg-titech / ikra-cpp
  C++ Library for Object-oriented Programming with Structure of Arrays Layout
  ☆21Updated 7 years ago
• rachelselinar / ReGDS-Logic-Gate-Extraction
  A custom C++ routine to identify logic gates in the layout extracted netlist (SPICE) of digital circuits and generate gate-level Verilog …
  ☆31Updated last year
• defparam / higan-verilog
  This is a higan/Verilator co-simulation example/framework
  ☆51Updated 7 years ago
• jianyicheng / HLS-benchmarks
  Benchmarks for High-Level Synthesis
  ☆10Updated 2 years ago
• OpenCAPI / omi_device_ice
  An example OMI Device FPGA with 2 DDR4 memory ports
  ☆18Updated 2 years ago
• RTimothyEdwards / irsim
  IRSIM switch-level simulator for digital circuits
  ☆34Updated 6 months ago
• leos313 / DOOM_FPGA
  Accelerating a Classic 3D Video Game (The DOOM) on Heterogeneous Reconfigurable MPSoCs
  ☆20Updated 5 years ago
• Ashwin-Rajesh / RiSC-16
  RiSC 16 is a simple 16 bit instruction set with 8 instructions and 3 instruction formats. This is an RTL implementation in verilog, instr…
  ☆12Updated 3 years ago
• clothbot / Pyvams
  Python Verilog-AMS Parser
  ☆12Updated 10 years ago
• leonardt / verilogAST-cpp
  C++17 implementation of an AST for Verilog code generation
  ☆24Updated 2 years ago
• rochus-keller / Verilog
  This is the Verilog 2005 parser used by VerilogCreator
  ☆15Updated 6 years ago
• PavlenkoG / ECP5_PCIE_Analyzer
  ☆17Updated 2 years ago
• wvangansbeke / High-Level-Synthesis
  Convert C files into Verilog
  ☆19Updated 6 years ago
• pradeepsk13 / vsdsram_sky130_1.8V
  Design of 4KB Static RAM 1.8V (access time <2.5ns) using OpenRAM and Sky130 node
  ☆13Updated 4 years ago
• Theldus / MSW
  A simple 16-bit CPU built in Logisim
  ☆55Updated 6 years ago
• openhwgroup / core-v-sw
  Main Repo for the OpenHW Group Software Task Group
  ☆17Updated 7 months ago
• michaelriri / 16-bit-risc-processor
  A 16-bit Reduced Instruction Set Computing(RISC) processor capable of fetching and executing a set of 16-bit machine instructions.
  ☆18Updated last year