teeshina / soc_leon3
System on Chip SPARC V8 using leon3 CPU by Gaisler. C++, vhdl, v files.
☆11Updated 12 years ago
Related projects ⓘ
Alternatives and complementary repositories for soc_leon3
- LEON2 SPARC CPU IP core LGPL by Gaisler Research☆18Updated 11 years ago
- Axiom Alpha prototype software (FPGA, Linux, etc.)☆29Updated 8 years ago
- PIC32 Linux BSP kernel repository☆15Updated 8 years ago
- Accelerating a Classic 3D Video Game (The DOOM) on Heterogeneous Reconfigurable MPSoCs☆16Updated 4 years ago
- ☆12Updated 2 months ago
- RISC-V strace port☆13Updated 8 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆15Updated last year
- YARI is a high performance open source FPGA soft-core RISC implementation, binary compatible with MIPS I. The distribution package includ…☆44Updated 5 years ago
- ☆14Updated last year
- USB 1.1 Device IP Core☆18Updated 7 years ago
- DejaGnu RISC-V port☆12Updated 2 years ago
- A Versa Board implementation using the AutoFPGA/ZipCPU infrastructure☆13Updated 5 years ago
- ☆9Updated last year
- WISHBONE Builder☆13Updated 8 years ago
- PCB layout for my cheap FPGA HDMI experimenting board☆10Updated 10 years ago
- Freecores website☆19Updated 7 years ago
- Xilinx Virtual Cable Daemon☆19Updated 5 years ago
- Examples from my "Introduction to ARM" training course☆15Updated 12 years ago
- Mirror of git://git.zerfleddert.de/usb-driver☆18Updated 11 years ago
- The source code that empowers OpenROAD Cloud☆11Updated 4 years ago
- A reconfigurable and extensible VLIW processor implemented in VHDL☆30Updated 9 years ago
- A simple jtag programming tool that has been verified on a variety of Xilinx Series7 platforms.☆34Updated 2 years ago
- StickIt! board and modules that support the XuLA FPGA board.☆20Updated 8 years ago
- Simple RS232 UART☆12Updated 8 years ago
- 🔌 Compact JTAG ("cJTAG") to 4-wire JTAG (IEEE 1149.1) bridge.☆22Updated 2 years ago