Alternatives and similar repositories for soc_leon3

Users that are interested in soc_leon3 are comparing it to the libraries listed below

• Galland / LEON2
  LEON2 SPARC CPU IP core LGPL by Gaisler Research
  ☆18Updated 12 years ago
• apertus-open-source-cinema / alpha-software
  Axiom Alpha prototype software (FPGA, Linux, etc.)
  ☆29Updated 9 years ago
• KestrelComputer / polaris
  RISC-V RV64IS-compatible processor for the Kestrel-3
  ☆21Updated 2 years ago
• FPGALibre / fpgacores
  IP cores for the FPGA Libre project
  ☆12Updated 7 years ago
• rochus-keller / QtcVerilog
  This is a stand-alone Verilog IDE derived from a QtCreator 3.6.1 subset featuring the VerilogCreator plugin
  ☆20Updated 2 years ago
• litex-hub / zephyr-on-litex-vexriscv
  ☆12Updated 8 months ago
• PavlenkoG / ECP5_PCIE_Analyzer
  ☆14Updated last year
• OpenCAPI / omi_device_ice
  An example OMI Device FPGA with 2 DDR4 memory ports
  ☆16Updated 2 years ago
• leos313 / DOOM_FPGA
  Accelerating a Classic 3D Video Game (The DOOM) on Heterogeneous Reconfigurable MPSoCs
  ☆17Updated 4 years ago
• openhwgroup / core-v-sw
  Main Repo for the OpenHW Group Software Task Group
  ☆17Updated 2 months ago
• TUT-ASI / leon3-grlib-gpl-mirror
  Automated Git mirror of Gaisler's GRLIB/Leon3 releases
  ☆17Updated last month
• marsohod4you / Amber-Marsohod2
  Port of Amber ARM Core project to Marsohod2 platform
  ☆13Updated 5 years ago
• freecores / mmuart
  Simple RS232 UART
  ☆12Updated 9 years ago
• dawsonjon / chips_v
  RISC-V System on Chip Builder
  ☆12Updated 4 years ago
• wsong83 / Asynchronous-Verilog-Synthesiser
  Synthesiser for Asynchronous Verilog Language
  ☆20Updated 10 years ago
• jbush001 / FPGAWhack
  Video Effects on VGA
  ☆14Updated 6 years ago
• tommythorn / yari
  YARI is a high performance open source FPGA soft-core RISC implementation, binary compatible with MIPS I. The distribution package includ…
  ☆45Updated 5 months ago
• wkoszek / libxbf
  Xilinx Bitstream Format Library. Easily read .bit files from C programs.
  ☆14Updated 9 years ago
• PacoReinaCampo / SoC-RISCV
  System on Chip with RISCV-32 / RISCV-64 / RISCV-128
  ☆23Updated last week
• tvanas / r-vex
  A reconfigurable and extensible VLIW processor implemented in VHDL
  ☆32Updated 10 years ago
• ClusterM / clujtag-client
  Client for JTAG programmer for AVR microcontrollers
  ☆15Updated last year
• Wren6991 / Hazard3-SWD-SoC
  Example Hazard3 + OpenDAP RISC-V SWD SoC integration
  ☆9Updated 2 years ago
• PacoReinaCampo / PU-RISCV
  Processing Unit with RISCV-32 / RISCV-64 / RISCV-128
  ☆19Updated last week
• ZipCPU / zipversa
  A Versa Board implementation using the AutoFPGA/ZipCPU infrastructure
  ☆14Updated 5 years ago
• RHSResearchLLC / xvcd
  Xilinx Virtual Cable Daemon
  ☆20Updated 5 years ago
• cambridgehackers / fpgajtag
  A simple jtag programming tool that has been verified on a variety of Xilinx Series7 platforms.
  ☆35Updated 2 years ago
• JohnDMcMaster / xilinx-usb-driver
  Mirror of git://git.zerfleddert.de/usb-driver
  ☆20Updated 11 years ago
• arrayfire / xilinx_demos
  OpenCL Demos for Xilinx FPGAs
  ☆31Updated 9 years ago
• balanx / vbpp
  Verilog PreProcessor.
  ☆10Updated 9 years ago
• freecores / wb_builder
  WISHBONE Builder
  ☆14Updated 8 years ago