Alternatives and similar repositories for pifo-machine

Users that are interested in pifo-machine are comparing it to the libraries listed below

• packet-transactions / domino-compiler
  The Domino compiler to run packet programs on pipelined switches
  ☆29Updated 4 years ago
• anirudhSK / drmt
  ☆15Updated 8 years ago
• daehyeok-kim / redplane-public
  ☆20Updated 4 years ago
• programmable-scheduling / pifo-hardware
  ☆34Updated 9 years ago
• packet-transactions / banzai
  A machine model for line-rate programmable switches
  ☆25Updated 9 years ago
• Kaiyuan-Zhang / Gallium-public
  ☆22Updated 4 years ago
• acceltcp / AccelTCP
  A user-level TCP/IP stack with NIC offload of stateful TCP operations
  ☆72Updated 5 years ago
• axbryd / FlowBlaze
  FlowBlaze: Stateful Packet Processing in Hardware
  ☆72Updated 3 years ago
• ants-xjtu / rubik
  ☆17Updated last month
• eniac / Flightplan
  Flightplan is a toolchain for the flexible decomposition of P4 programs and their allocation to heterogeneous hardware to improve perform…
  ☆29Updated 4 years ago
• jijinfanhua / IPSA-ipbm
  ☆12Updated 3 years ago
• acsl-technion / nica
  An infrastructure for inline acceleration of network applications
  ☆30Updated 4 years ago
• multitenancy-project / menshen
  ☆53Updated 3 years ago
• NetSys / resq
  ☆15Updated 7 years ago
• kaist-ina / ns3-tlt-tcp-public
  This is an official GitHub repository for the paper, "Towards timeout-less transport in commodity datacenter networks.".
  ☆16Updated 4 years ago
• NetFPGA / P4-NetFPGA-public
  P4-NetFPGA wiki
  ☆104Updated 7 years ago
• vishal1303 / PIEO-Scheduler
  A Fast, Scalable and Programmable Packet Scheduler in Hardware
  ☆37Updated 6 years ago
• NetSys / irn-vivado-hls
  IRN's packet processing logic synthesized using Xilinx Vivado HLS
  ☆23Updated 6 years ago
• axbryd / hXDP-Artifacts
  ☆60Updated 5 years ago
• usi-systems / p4xos-public
  ☆25Updated 6 years ago
• l-nic / chipyard
  An Agile Chisel-Based SoC Design Framework
  ☆26Updated 3 years ago
• harvard-cns / LossRadar-P4
  This is the p4 code for LossRadar (CoNext' 16) data plane
  ☆13Updated 9 years ago
• nsg-ethz / SP-PIFO
  Approximating Push-In First-Out Behaviors using Strict-Priority Queues
  ☆56Updated 4 months ago
• minmit / tonic
  A Programmable Hardware Architecture for Network Transport Logic
  ☆35Updated 4 years ago
• jhypolite / DeepMatch
  DeepMatch: Practical Deep Packet Inspection in the Data Plane using Network Processors
  ☆15Updated 4 years ago
• dslab-epfl / tinynf
  Code artifact of the papers "A Simpler and Faster NIC Driver Model for Network Functions" (OSDI 2020) and "Safe low-level code without ov…
  ☆64Updated 2 years ago
• alex1230608 / contra
  ☆25Updated 3 years ago
• mangpo / floem
  Programming system for NIC-accelerated network applications
  ☆28Updated 7 years ago
• chipmunk-project / chipmunk
  A code generator for packet-processing pipelines based on end-to-end program synthesis
  ☆12Updated 3 years ago
• p4fpga / p4fpga
  P4-14/16 Bluespec Compiler
  ☆89Updated 7 years ago