programmable-scheduling / pifo-machine
C++ reference implementation for Push-In First-Out Queue
☆12Updated 8 years ago
Related projects: ⓘ
- The Domino compiler to run packet programs on pipelined switches☆29Updated 3 years ago
- ☆14Updated 7 years ago
- ☆30Updated 8 years ago
- A machine model for line-rate programmable switches☆24Updated 7 years ago
- FlowBlaze: Stateful Packet Processing in Hardware☆65Updated last year
- ☆19Updated 3 years ago
- IRN's packet processing logic synthesized using Xilinx Vivado HLS☆20Updated 5 years ago
- ☆41Updated 2 years ago
- ☆22Updated 3 years ago
- An Agile Chisel-Based SoC Design Framework☆26Updated 2 years ago
- A Fast, Scalable and Programmable Packet Scheduler in Hardware☆36Updated 5 years ago
- ☆12Updated last year
- A Programmable Hardware Architecture for Network Transport Logic☆33Updated 2 years ago
- An infrastructure for inline acceleration of network applications☆30Updated 2 years ago
- This is an official GitHub repository for the paper, "Towards timeout-less transport in commodity datacenter networks.".☆15Updated 2 years ago
- ☆25Updated 2 years ago
- ☆15Updated last year
- A user-level TCP/IP stack with NIC offload of stateful TCP operations☆67Updated 4 years ago
- P4-NetFPGA wiki☆103Updated 6 years ago
- P4 compatible HLS modules☆10Updated 6 years ago
- Mantis: Reactive Programmable Switches (SIGCOMM 2020)☆22Updated 4 years ago
- Reducing P4 Language’s Voluminosity using Higher-Level Constructs☆15Updated last year
- Programming system for NIC-accelerated network applications☆25Updated 5 years ago
- μP4: A framework for programming dataplane of network devices☆30Updated 4 years ago
- Data Center Traffic Generator Library☆20Updated 3 years ago
- ☆15Updated 2 years ago
- ☆16Updated 2 years ago
- Poise source code repo☆12Updated 4 years ago
- ☆13Updated last year
- P4-14/16 Bluespec Compiler☆83Updated 6 years ago