MartyMacGyver / memristor-modeling
Memristor modeling artifacts (including a model for use with LTspice)
☆13Updated last year
Related projects ⓘ
Alternatives and complementary repositories for memristor-modeling
- FPGA acceleration of a Spike-Timing-Dependent Plasticity learning algorithm for Spiking Neural Networks☆34Updated 4 years ago
- Modeling of memristors in LTSpise environment☆20Updated last month
- This project aims to be a collaborative effort to collect under one roof all the memristor models published to date.☆108Updated 5 years ago
- memristor 1T1R array based CNN and ConvLSTM☆66Updated 5 years ago
- CORDIC-SNN, followed with "Unsupervised learning of digital recognition using STDP" published in 2015, frontiers☆20Updated 4 years ago
- ODIN online-learning digital spiking neural network (SNN) processor - HDL source code and documentation.☆164Updated 5 years ago
- Spiking Neural Network RTL Implementation☆45Updated 3 years ago
- ReRAM implementation on CNN☆17Updated 5 years ago
- CrossSim: accuracy simulation of analog in-memory computing☆127Updated 2 months ago
- A repository FPGA-friendly SNN models☆28Updated 3 years ago
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆52Updated 3 years ago
- ☆8Updated 4 years ago
- Physical memristor/RRAM/resistive switching device SPICE compact model, that is able to accurately fit both unipolar/bipolar devices sett…☆38Updated 5 years ago
- ☆34Updated 2 years ago
- Memristor-Network-Reservoir: MATLAB codes for simulating memristor networks and performing reservoir computation.☆20Updated 2 years ago
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆41Updated last year
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆55Updated last year
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆30Updated 5 years ago
- A Python tool for computing and plotting currents and voltages in passive crossbar arrays.☆25Updated last year
- Leaky Integrate and Fire (LIF) model implementation for FPGA☆46Updated last year
- Simulations using Brian for memristor-based neural networks using STDP learning☆25Updated 8 years ago
- ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.☆77Updated 2 years ago
- ☆13Updated 3 years ago
- IEEE Transactions on Circuits and Systems I: Efficient FPGA Implementations of Pair and Triplet-based STDP for Neuromorphic Architectures☆22Updated 5 years ago
- A Simulation Framework for Memristive Deep Learning Systems☆139Updated 6 months ago
- A Spiking Neuron Network Project in Verilog Implementation☆18Updated 6 years ago
- Repository collecting papers about neuromorphic hardware, such as ASIC and FPGA implementations of SNNs and stuff.☆144Updated last year
- Structured clustering for memristive crossbar based neuromorphic architectures☆14Updated 5 years ago
- SATA_Sim is an energy estimation framework for Backpropagation-Through-Time (BPTT) based Spiking Neural Networks (SNNs) training and infe…☆25Updated 2 months ago