Alternatives and similar repositories for asic-pinout-drawer

Users that are interested in asic-pinout-drawer are comparing it to the libraries listed below

• esynr3z / openocd-svd
  Standalone OpenOCD and CMSIS-SVD based peripheral register viewer written on Python
  ☆33Updated 6 years ago
• rgwan / open-ec
  Opensource embedded controller firmware for sipeed boards.
  ☆42Updated 6 years ago
• stnolting / cjtag_bridge
  🔌 Compact JTAG ("cJTAG") to 4-wire JTAG (IEEE 1149.1) bridge.
  ☆24Updated 3 years ago
• iDoka / eda-scripts
  Collect of various scripts for helping work with EDA-tools (ASIC, FPGA, etc)
  ☆33Updated last year
• openwch / ch569
  SDK sch&layout reference design and datasheet documention
  ☆63Updated last year
• iDoka / book-mastering-fpgasic
  Mastering FPGASIC Book
  ☆18Updated 3 years ago
• hydrausb3 / hydrausb3_fw
  HydraUSB3 (WCH CH569) open source test firmware / examples / libraries to experiment with streaming / high-speed protocols (USB2 HS, USB3…
  ☆83Updated 2 years ago
• gtortone / esp-xvcd
  ESP8266 Xilinx Virtual Cable - wifi JTAG
  ☆39Updated 4 years ago
• myriadrf / FreeSRP_GW
  The FPGA design for the FreeSRP's Artix 7 FPGA
  ☆25Updated 8 years ago
• iarsystems / iar-risc-v-gd32v-eval
  Example projects for the IAR RISC-V GD32V Evaluation board in IAR Embedded Workbench for RISC-V
  ☆28Updated 4 months ago
• michahoiting / rv-link
  RV-Link: In application debugger for RISC-V micro-controllers, RISC-V emulator, running on RISC-V development boards (e.g. Sipeed Longan …
  ☆29Updated 4 years ago
• emard / flearadio
  Digital FM Radio Receiver for FPGA
  ☆63Updated 9 years ago
• hansfbaier / ch569-usb3-board
  USB3 super speed development board useful as FPGA expansion based on WCH-Tech CH569
  ☆26Updated 2 years ago
• VladimirDuan / CH55x-USB-Blaster
  USB-Blaster instance on CH55x MCU.
  ☆50Updated 6 years ago
• ADA007 / FTDI_User_Area_Writer
  FTDI EEPROM User Area Writer For Xilinx JTAG Programmer
  ☆12Updated 11 years ago
• wd5gnr / verifla
  Fork of OpenVeriFla - FPGA debugging logic analyzer to use with your designs - examples (so far) for ice40/IceStorm
  ☆33Updated 6 years ago
• mithro / ixo-usb-jtag
  usb-jtag - Altera USB Blaster Emulation with a FX2
  ☆72Updated 4 years ago
• mattvenn / ws2812-core
  verilog core for ws2812 leds
  ☆33Updated 3 years ago
• embed-me / meta-ebaz4205
  meta-layer for EBAZ4205
  ☆15Updated 4 years ago
• cyrozap / python-boundary-scan-tools
  Python tools to interact with boundary scan-capable devices. Useful for reverse engineering, testing, etc.
  ☆17Updated 9 years ago
• trebisky / ebaz4205_miner
  Bare metal programming on the EBAZ4205 board with Zynq XC7Z010 SoC
  ☆19Updated 8 months ago
• cmfcmf / ic-pinout-diagram-generator
  Generate beautiful pinout diagrams for integrated circuits.
  ☆73Updated 2 years ago
• marsohod4you / FPGA_SDR
  Software Defined Radio receiver in Marsohod2 Altera Cyclone III board
  ☆49Updated 9 years ago
• pablomarx / rodinia
  AGM bitstream utilities and decoded files from Supra
  ☆43Updated 3 weeks ago
• hydrausb3 / wch-ch569-serdes
  WCH CH569 SerDes Reverse Engineering
  ☆26Updated 3 years ago
• Wren6991 / OpenDAP
  ☆24Updated 2 years ago
• dmitrodem / tek_softhack
  Tecktronx MSO20xx/DPO20xx software hack for AppModules
  ☆26Updated 10 years ago
• balmerdx / BalmerDX_VNA
  Vector Network Analyzer 10 KHz - 180 MHz
  ☆25Updated 6 years ago
• knielsen / ice40-stm32-sdram
  Test code to talk from STM32 MCU over FSMC to SDRAM on ICE40 FPGA
  ☆28Updated 8 years ago
• ATmega8 / kiterf
  Release KiteRF is a SDR system with K210 & FPGA & ESP32 as its core controller, which make SDR more intelligent, portable and cheap.
  ☆25Updated 5 years ago