iDoka / asic-pinout-drawerView external linksLinks
Simple pin assignment generator for IC case
☆19Feb 14, 2017Updated 9 years ago
Alternatives and similar repositories for asic-pinout-drawer
Users that are interested in asic-pinout-drawer are comparing it to the libraries listed below
Sorting:
- Example of Python and PyTest powered workflow for a HDL simulation☆15Jan 17, 2021Updated 5 years ago
- ☆23Apr 7, 2025Updated 10 months ago
- ☆13May 10, 2018Updated 7 years ago
- datasheet generator☆30Jul 18, 2025Updated 6 months ago
- Verilog HDL implementation of the GOST 28147-89 — a Soviet and Russian government standard symmetric key block cipher☆17Feb 27, 2024Updated last year
- Collection of pinout diagrams for popular microcontroller development boards and LoRa development boards.☆17Apr 26, 2023Updated 2 years ago
- Vanilla single-precision radix-2 FFT for the ESP32.☆17Apr 16, 2025Updated 10 months ago
- Generate Pinout Datasheet in SVG format, from a CSV source file of pin defintions☆70Oct 24, 2022Updated 3 years ago
- Generate beautiful pinout diagrams for integrated circuits.☆80Apr 10, 2023Updated 2 years ago
- Release Package for Intel Cyclone 10 FPGA☆21Nov 16, 2023Updated 2 years ago
- Mastering FPGASIC Book☆18Oct 26, 2025Updated 3 months ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆46May 20, 2021Updated 4 years ago
- This repository is compilation of basics of System Verilog Assertions in context of formal verification☆24Mar 7, 2019Updated 6 years ago
- LimeSDR-Mini board FPGA project☆63Aug 27, 2022Updated 3 years ago
- Monitoring and record(save) of data for Arduino and STM32☆27Feb 5, 2026Updated last week
- An open source, parameterized SystemVerilog digital hardware IP library☆33May 26, 2024Updated last year
- Python Verilog value change dump (VCD) parser library + the nifty vcdcat VCD command line pretty printer.☆67Oct 19, 2025Updated 3 months ago
- Linux firmware builder for gx6605s.☆13Jun 17, 2025Updated 8 months ago
- This utility creates SVD files from the Texas-Instruments XML device and peripheral descriptor files.☆34Aug 17, 2025Updated 6 months ago
- Standalone OpenOCD and CMSIS-SVD based peripheral register viewer written on Python☆36Jan 14, 2019Updated 7 years ago
- Support of e2k architecture for LuaJIT.☆11Jan 30, 2026Updated 2 weeks ago
- Simulation of ASK (Amplitude Shift Keying) and PSK (Phase Shift Keying) modulation and demodulation in Labcenter Proteus.☆10Oct 30, 2018Updated 7 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 3 years ago
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆11Dec 27, 2022Updated 3 years ago
- Kconfig for ARM based MCUs☆40Jan 8, 2025Updated last year
- ☆18Jan 19, 2026Updated 3 weeks ago
- ☆10Jun 23, 2019Updated 6 years ago
- Compression for Video Conferencing☆14Sep 14, 2022Updated 3 years ago
- The BYTE hands free interface☆10Oct 11, 2021Updated 4 years ago
- A mini development environment for developing and troubleshooting the Cypress PSoC Digital Filter Block☆11Mar 23, 2020Updated 5 years ago
- ☆12Jul 15, 2016Updated 9 years ago
- ☆12Dec 2, 2020Updated 5 years ago
- Docker compose version converter☆12Feb 15, 2019Updated 7 years ago
- component esp-idf for tensorflow lite micro☆11Oct 25, 2019Updated 6 years ago
- Mirror of tachyon-da cvc Verilog simulator☆48Jul 16, 2023Updated 2 years ago
- Verilog (SystemVerilog) coding style☆42Jan 7, 2019Updated 7 years ago
- PodMode app source code☆12Jan 18, 2016Updated 10 years ago
- minisatip for GXAPI☆13Nov 30, 2021Updated 4 years ago
- A template-based, layer-oriented High Level Synthesis Tool for AI algorithms☆13Dec 15, 2025Updated 2 months ago