iDoka / asic-pinout-drawer
Simple pin assignment generator for IC case
☆18Updated 8 years ago
Alternatives and similar repositories for asic-pinout-drawer:
Users that are interested in asic-pinout-drawer are comparing it to the libraries listed below
- Mastering FPGASIC Book☆18Updated 3 years ago
- Standalone OpenOCD and CMSIS-SVD based peripheral register viewer written on Python☆33Updated 6 years ago
- FTDI EEPROM User Area Writer For Xilinx JTAG Programmer☆12Updated 11 years ago
- Opensource embedded controller firmware for sipeed boards.☆36Updated 6 years ago
- Формирование спецификации, перечня элементов и ведомости покупных изделий по ЕСКД из Altium и KiCad☆10Updated 3 months ago
- Методические материалы к лабораторным работам дисциплины "Проектирование цифровых устройств на языке Verilog"☆11Updated last year
- RV-Link: In application debugger for RISC-V micro-controllers, RISC-V emulator, running on RISC-V development boards (e.g. Sipeed Longan …☆27Updated 4 years ago
- Reference FPGA designs for interfacing with the internal ARM Cortex M3 MCU of the GW1NSR-4C, modified for use with boards like the Tang N…☆11Updated 2 years ago
- Collect of various scripts for helping work with EDA-tools (ASIC, FPGA, etc)☆32Updated 8 months ago
- USB interface for FPGA using a the Cypress FX3☆14Updated 5 years ago
- Vector Network Analyzer 10 KHz - 180 MHz☆25Updated 6 years ago
- meta-layer for EBAZ4205☆14Updated 3 years ago
- Verilog HDL implementation of the GOST 28147-89 — a Soviet and Russian government standard symmetric key block cipher☆15Updated last year
- Deprecated, use 'wlink' instead. Command line tool to switch WCH-LinkE modes between DAP and RV from host.☆10Updated 4 months ago
- WCH CH569 SerDes Reverse Engineering☆26Updated 2 years ago
- 🔌 Compact JTAG ("cJTAG") to 4-wire JTAG (IEEE 1149.1) bridge.☆23Updated 3 years ago
- minimalist example of SPI on an FT2232H chip in Linux. Based on AN_114☆15Updated 4 years ago
- Python tools to interact with boundary scan-capable devices. Useful for reverse engineering, testing, etc.☆16Updated 8 years ago
- Load bitstream to AG1K series FPGA using CH552☆12Updated 3 years ago
- Bare metal programming on the EBAZ4205 board with Zynq XC7Z010 SoC☆14Updated 3 months ago
- Wi-Fi enabled XVC programmer/debugger based on ESP8266☆12Updated 9 years ago
- Various JTAG boundary scan tools☆35Updated 4 years ago
- LiteX based FPGA gateware for Thunderscope.☆25Updated last year
- ☆26Updated 5 years ago
- USB Full-Speed core written in migen/LiteX☆17Updated 5 years ago
- Low-level protocol library for communicating with Microchip CMSIS-DAP based debuggers☆15Updated 9 months ago
- a cheap CMSIS-DAP debugger by an WCH chip named CH549F☆45Updated 4 years ago
- SW-DP (Serial Wire Debug Port) Analyzer plugin for the Saleae Logic☆11Updated 4 years ago
- Port of https://github.com/eleqian/WiDSO/tree/master/MCU/USB-Blaster to GCC and "traditional" STM32F103C8T6 Bluepill board.☆43Updated 6 years ago
- SPI NOR flash programmer using Blue Pill (STM32 development board)☆18Updated 6 years ago