How to configure Debian Linux environment for Xilinx Zynq.
☆33Jan 5, 2017Updated 9 years ago
Alternatives and similar repositories for zynq-linux
Users that are interested in zynq-linux are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The repository with my simple Z-turn examples, to be used as templates for more serious project☆18Apr 20, 2026Updated 4 months ago
- Simple AMP Running Linux and Bare-Metal System on Both Zynq SoC Processors☆23Dec 17, 2015Updated 10 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Feb 17, 2026Updated 6 months ago
- Updated Xilinx PYNQ for Zynq + ZynqMP python HW acceleration development☆13Mar 16, 2018Updated 8 years ago
- ☆56Sep 26, 2022Updated 3 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ROS 2 Layer for OpenEmbedded Linux☆19Jun 20, 2018Updated 8 years ago
- pynq framework for antsdr☆37May 31, 2024Updated 2 years ago
- Zynq PR Management☆13Apr 20, 2016Updated 10 years ago
- Programmable FPGA-based Network Tester for Multi-10-Gigabit Ethernet☆30Feb 4, 2020Updated 6 years ago
- autonomous driving contest reference kit☆10Dec 2, 2021Updated 4 years ago
- KPU - the RISC based Open Source CPU☆17Nov 4, 2017Updated 8 years ago
- Demonstration of the AXI DMA engine on the MicroZed☆27Feb 26, 2021Updated 5 years ago
- An attempt to run a MirageOS unikernel, built with Solo5, running in Qemu, on a Raspberry Pi 3☆11Mar 12, 2016Updated 10 years ago
- FPGArduino binary☆13Aug 5, 2019Updated 7 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆24Mar 16, 2017Updated 9 years ago
- A library to parse BLIF (Berkeley Logic Interchange Format) files.☆10Mar 11, 2015Updated 11 years ago
- iDEA FPGA Soft Processor☆17Jun 9, 2016Updated 10 years ago
- Implementation of fLaC encoder/decoder for FPGA☆31Oct 31, 2018Updated 7 years ago
- YOLOtiny v2をchainerに移植したもの☆13Jan 5, 2018Updated 8 years ago
- released krtkl schematics☆59Jun 29, 2018Updated 8 years ago
- Zynq project to interface OV2640 camera module☆16Mar 11, 2016Updated 10 years ago
- EPICS CA Web Gateway☆17Jun 10, 2026Updated 2 months ago
- Buildroot config for EBAZ4205☆19Feb 18, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A basic -- but hopefully realistic -- pynvim rplugin example for demonstration / documentation purpose☆11Dec 10, 2022Updated 3 years ago
- A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools☆43Jun 14, 2018Updated 8 years ago
- gateware for the main fpga, including a hispi decoder and image processing☆13Sep 27, 2018Updated 7 years ago
- ☆23May 24, 2015Updated 11 years ago
- Port of SameBoy, a highly accurate GB and GBC emulator to the Teensy4.1 microcontroller.☆14Jun 23, 2022Updated 4 years ago
- VHDL functional blocks with their simulations and test sequences☆21Jul 3, 2026Updated last month
- Convert single precision float to bfloat16 (Brain Floating Point) floating-point format☆14Oct 24, 2019Updated 6 years ago
- Docker image for running Vivado in a 64-bit Debian Jessie container☆13Mar 17, 2018Updated 8 years ago
- ☆12Apr 7, 2020Updated 6 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- LimeSDR ExtIO Plugin for HDSDR☆16Jul 29, 2020Updated 6 years ago
- ☆12May 5, 2015Updated 11 years ago
- The robot base on ZedBoard☆16Jul 3, 2014Updated 12 years ago
- 10 Gbit/s flexible and extensible Ethernet FPGA-based traffic generator☆11Oct 3, 2014Updated 11 years ago
- ☆14Apr 1, 2018Updated 8 years ago
- Generates simple AXI4-lite IP for use in Vivado from register specifications☆16Apr 11, 2025Updated last year
- All Logi specific HDL code (platform specific interface, extension boards, specific hdl, etc)☆31Jan 25, 2016Updated 10 years ago