PyHDI / zynq-linux
How to configure Debian Linux environment for Xilinx Zynq.
☆31Updated 8 years ago
Alternatives and similar repositories for zynq-linux:
Users that are interested in zynq-linux are comparing it to the libraries listed below
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆22Updated last year
- Repository used to support automated builds under PetaLinux tools that use Yocto.☆59Updated last month
- Extensible FPGA control platform☆60Updated 2 years ago
- Simple C snippet to transfer DMA memory with scatter/gather on a Zynq 7020☆54Updated 8 years ago
- Small footprint and configurable JESD204B core☆42Updated 2 weeks ago
- mirror of https://git.elphel.com/Elphel/x393_sata☆33Updated 4 years ago
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆66Updated 5 months ago
- DMA enabled Zynq PS-PL communication to implement high throughput data transfer between Linux applications and user IP core.☆39Updated 8 years ago
- Fork of OpenCores jpegencode with Cocotb testbench☆44Updated 9 years ago
- VHDL PCIe Transceiver☆28Updated 4 years ago
- Demonstration of the AXI DMA engine on the MicroZed☆26Updated 4 years ago
- DMA source and sink blocks for Xilinx Zynq FPGAs☆22Updated 4 years ago
- Simple AMP Running Linux and Bare-Metal System on Both Zynq SoC Processors☆20Updated 9 years ago
- Example design for the Ethernet FMC using the hard GEMs of the Zynq☆55Updated 2 weeks ago
- Connecting FPGA and MCU using Ethernet RMII☆23Updated 9 years ago
- bootgen source code☆43Updated last week
- QSPI flash support for Xilinx's Zynq devices☆18Updated 4 years ago
- This is a wiki and code sharing for ZYNQ☆71Updated 9 years ago
- Verilog IP Cores & Tests☆13Updated 7 years ago
- Transfer data over UDP with a Zedboard. This is an example project that transmits and receives data over UDP.☆25Updated 4 years ago
- ☆69Updated last month
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆34Updated 7 years ago
- Dockerized FPGA toolchain experiments☆28Updated last year
- Python interface to PCIE☆39Updated 7 years ago
- Demonstration of the AXI DMA engine on the ZedBoard☆53Updated 4 years ago
- Revision Control Labs and Materials☆24Updated 7 years ago
- ☆32Updated 2 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 5 years ago
- ☆44Updated 3 years ago
- Small projects intended to run on the Digilent Zybo development board, utilizing PetaLinux on the Zynq's ARM processor.☆20Updated 8 years ago