Alternatives and similar repositories for CPU_Shieru:

Users that are interested in CPU_Shieru are comparing it to the libraries listed below

• SiriusNEO / Masterball
  A Compiler from "Mx* language" (A C++ & Java like language) to RV32I Assembly, with optimizations on LLVM IR. SJTU CS2966 Project.
  ☆11Updated 2 years ago
• ACMClassCourses / RISCV-CPU
  MS108 Course Project, SJTU ACM Class.
  ☆29Updated 2 years ago
• tsinghua-ideal / Canvas
  Canvas: End-to-End Kernel Architecture Search in Neural Networks
  ☆26Updated 3 months ago
• ZYHowell / YPU
  YPU is a part of RISCV pipelined CPU for demo-use
  ☆5Updated 4 years ago
• Engineev / ravel
  A RISC-V simulator
  ☆36Updated last year
• huang-jl / LLCL-MIPS
  LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. （第五届龙芯杯特等奖作…
  ☆34Updated 3 years ago
• pku-liang / MAGIS
  MAGIS: Memory Optimization via Coordinated Graph Transformation and Scheduling for DNN (ASPLOS'24)
  ☆49Updated 9 months ago
• nju-mips / nemu-mips32
  An emulator to run mips executable and to differentially validate noop.
  ☆7Updated 3 years ago
• SJTU-ReArch-Group / Paper-Reading-List
  ☆100Updated this week
• gilgamsh / GenshinCPU
  Our repository for NSCSCC
  ☆19Updated 2 weeks ago
• Yongqi-Zhuo / triton-tvm
  Triton to TVM transpiler.
  ☆18Updated 4 months ago
• KuangjuX / Paper-reading
  My Paper Reading Lists and Notes.
  ☆19Updated 2 months ago
• ACMClassCourses / MS108-2020
  ☆17Updated 3 years ago
• KuangjuX / TileGraph
  TileGraph is an experimental DNN compiler that utilizes static code generation and kernel fusion techniques.
  ☆12Updated 5 months ago
• MasterJH5574 / Mx-Compiler
  🔪Mx-Star Compiler Project
  ☆14Updated 4 years ago
• Jeremy2001-chen / OS-RISCV
  A small RISC-V kernel coding by C, tested on sifive unmatched board.
  ☆16Updated 2 years ago
• ACMClassCourses / Compiler-Design-Implementation
  ☆76Updated 6 months ago
• HeliosXCore / HeliosXCore
  HeliosXCore is a Superscalar Out-of-order RISC-V Processor Core.
  ☆10Updated last year
• TiledTensor / TiledLower
  ThrillerFlow is a Dataflow Analysis and Codegen Framework written in Rust.
  ☆14Updated 3 months ago
• miaochenlu / Gem5_tutorials
  ☆18Updated last year
• pku-minic / compiler-dev
  Compiler development environment.
  ☆16Updated 3 months ago
• AlwenXXD / nscscc2021
  龙芯杯21个人赛作品
  ☆34Updated 3 years ago
• ACMClassCourses / Arch2022-Notes
  ☆13Updated last year
• thu-cs-lab / verilog-coding-standard
  Recommended coding standard of Verilog and SystemVerilog.
  ☆34Updated 3 years ago
• ACMClassCourse-2021 / TicketSystem
  Data Structure 2022 homework.
  Updated 2 years ago
• zencove-thu / zencove-zoom
  Highly configurable out-of-order MIPS32 processor, capable of booting Linux.
  ☆38Updated last year
• helesta-compiler / helesta
  A fast compiler for SysY code
  ☆18Updated 2 years ago
• PrincetonUniversity / LLMCompass
  ☆121Updated 8 months ago