Alternatives and similar repositories for CPU_Shieru

Users that are interested in CPU_Shieru are comparing it to the libraries listed below

• SiriusNEO / Masterball
  A Compiler from "Mx* language" (A C++ & Java like language) to RV32I Assembly, with optimizations on LLVM IR. SJTU CS2966 Project.
  ☆11Updated 2 years ago
• SiriusNEO / NightWizard
  SJTU CS2951 Computer Architecture Course Project, A Verilog HDL implemented RISC-V CPU.
  ☆10Updated 3 years ago
• ZYHowell / YPU
  YPU is a part of RISCV pipelined CPU for demo-use
  ☆5Updated 4 years ago
• nju-mips / nemu-mips32
  An emulator to run mips executable and to differentially validate noop.
  ☆7Updated last month
• ACMClassCourses / RISCV-CPU
  MS108 Course Project, SJTU ACM Class.
  ☆31Updated 2 years ago
• huang-jl / LLCL-MIPS
  LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. （第五届龙芯杯特等奖作…
  ☆36Updated 3 years ago
• FDUCSLG / ICS-2021Spring-FDU
  Introduction to Computer Systems (II), Spring 2021
  ☆51Updated 3 years ago
• Engineev / ravel
  A RISC-V simulator
  ☆36Updated last year
• Jeremy2001-chen / OS-RISCV
  A small RISC-V kernel coding by C, tested on sifive unmatched board.
  ☆16Updated 2 years ago
• ConvolutedDog / gpgpu-sim-comments
  GPGPU-Sim 中文注释版代码，包含 GPGPU-Sim 模拟器的最新版代码，经过中文注释，以帮助中文用户更好地理解和使用该模拟器。
  ☆17Updated 6 months ago
• AlwenXXD / nscscc2021
  龙芯杯21个人赛作品
  ☆36Updated 3 years ago
• HIT-MaRiver-mips / cpucore-mariver
  ☆36Updated last year
• adsl-rg / adsl-rg.github.io
  ☆12Updated this week
• gilgamsh / GenshinCPU
  Our repository for NSCSCC
  ☆19Updated 4 months ago
• Nelson-Cheung / yatsenos-riscv
  Rebuild YatSenOS On RISC-V 64.
  ☆20Updated 3 years ago
• pku-liang / hestia
  ☆14Updated 2 months ago
• baichen318 / arch-explorer
  ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis
  ☆31Updated last year
• thu-nics / UniNDP
  Github repository of HPCA 2025 paper "UniNDP: A Unified Compilation and Simulation Tool for Near DRAM Processing Architectures"
  ☆13Updated 6 months ago
• ConvolutedDog / HyFiSS
  HyFiSS: A Hybrid Fidelity Stall-Aware Simulator for GPGPUs
  ☆34Updated 6 months ago
• thu-cs-lab / verilog-coding-standard
  Recommended coding standard of Verilog and SystemVerilog.
  ☆34Updated 3 years ago
• SJTU-ReArch-Group / Paper-Reading-List
  ☆110Updated 2 weeks ago
• ACMClassCourses / Compiler-Design-Implementation
  ☆77Updated 10 months ago
• hrpccs / 2022-fall-yatcpu-repo
  ☆25Updated last year
• tsinghua-ideal / Canvas
  Canvas: End-to-End Kernel Architecture Search in Neural Networks
  ☆26Updated 7 months ago
• miaochenlu / Gem5_tutorials
  ☆20Updated 3 weeks ago
• takahiro-hirofuchi / mesmeric-emulator
  MESMERIC: A Software-based NVM Emulator Supporting Read/Write Asymmetric Latencies
  ☆10Updated 4 years ago
• gty111 / SimpleUseGpgpuSim
  GPGPU-SIM 使用篇
  ☆14Updated 2 years ago
• KuangjuX / Paper-reading
  My Paper Reading Lists and Notes.
  ☆20Updated 5 months ago
• howardlau1999 / yatcpu
  Yet another toy CPU.
  ☆91Updated last year
• Amit-P89 / -DRackSim
  Pin based tool for simulation of rack-scale disaggregated memory systems
  ☆20Updated 3 months ago