Alternatives and similar repositories for CPU_Shieru:

Users that are interested in CPU_Shieru are comparing it to the libraries listed below

• SiriusNEO / Masterball
  A Compiler from "Mx* language" (A C++ & Java like language) to RV32I Assembly, with optimizations on LLVM IR. SJTU CS2966 Project.
  ☆11Updated 2 years ago
• huang-jl / LLCL-MIPS
  LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. （第五届龙芯杯特等奖作…
  ☆34Updated 3 years ago
• ZYHowell / YPU
  YPU is a part of RISCV pipelined CPU for demo-use
  ☆5Updated 4 years ago
• nju-mips / nemu-mips32
  An emulator to run mips executable and to differentially validate noop.
  ☆7Updated 2 years ago
• tsinghua-ideal / Canvas
  Canvas: End-to-End Kernel Architecture Search in Neural Networks
  ☆17Updated 2 months ago
• SJTU-ReArch-Group / Paper-Reading-List
  ☆97Updated 3 weeks ago
• ACMClassCourses / RISCV-CPU
  MS108 Course Project, SJTU ACM Class.
  ☆29Updated 2 years ago
• Jeremy2001-chen / OS-RISCV
  A small RISC-V kernel coding by C, tested on sifive unmatched board.
  ☆16Updated 2 years ago
• pku-liang / MAGIS
  MAGIS: Memory Optimization via Coordinated Graph Transformation and Scheduling for DNN (ASPLOS'24)
  ☆50Updated 8 months ago
• pku-liang / hestia
  ☆12Updated last month
• pku-liang / TileFlow
  TileFlow is a performance analysis tool based on Timeloop for fusion dataflows
  ☆57Updated 10 months ago
• baichen318 / arch-explorer
  ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis
  ☆31Updated 11 months ago
• Engineev / ravel
  A RISC-V simulator
  ☆36Updated last year
• thu-cs-lab / verilog-coding-standard
  Recommended coding standard of Verilog and SystemVerilog.
  ☆33Updated 3 years ago
• AlwenXXD / nscscc2021
  龙芯杯21个人赛作品
  ☆34Updated 3 years ago
• HIT-MaRiver-mips / cpucore-mariver
  ☆32Updated last year
• KuangjuX / Paper-reading
  My Paper Reading Lists and Notes.
  ☆18Updated last month
• gilgamsh / GenshinCPU
  Our repository for NSCSCC
  ☆18Updated last year
• LainChip / LainCore
  Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.
  ☆38Updated 6 months ago
• ACMClassCourses / MS108-2020
  ☆17Updated 3 years ago
• howardlau1999 / yatcpu
  Yet another toy CPU.
  ☆86Updated last year
• HeliosXCore / HeliosXCore
  HeliosXCore is a Superscalar Out-of-order RISC-V Processor Core.
  ☆10Updated 11 months ago
• MasterJH5574 / Mx-Compiler
  🔪Mx-Star Compiler Project
  ☆14Updated 4 years ago
• Yongqi-Zhuo / triton-tvm
  Triton to TVM transpiler.
  ☆18Updated 4 months ago
• TiledTensor / TiledLower
  ThrillerFlow is a Dataflow Analysis and Codegen Framework written in Rust.
  ☆14Updated 2 months ago
• gty111 / PTX-EMU
  PTX-EMU is a simple emulator for CUDA program.
  ☆28Updated last year
• zencove-thu / zencove-zoom
  Highly configurable out-of-order MIPS32 processor, capable of booting Linux.
  ☆38Updated last year
• FDUCSLG / ICS-2021Spring-FDU
  Introduction to Computer Systems (II), Spring 2021
  ☆48Updated 3 years ago
• miaochenlu / Gem5_tutorials
  ☆18Updated last year
• ACMClassCourses / Compiler-Design-Implementation
  ☆77Updated 5 months ago