Alternatives and similar repositories for CPU_Shieru

Users that are interested in CPU_Shieru are comparing it to the libraries listed below

• SiriusNEO / Masterball
  A Compiler from "Mx* language" (A C++ & Java like language) to RV32I Assembly, with optimizations on LLVM IR. SJTU CS2966 Project.
  ☆11Updated 2 years ago
• SiriusNEO / NightWizard
  SJTU CS2951 Computer Architecture Course Project, A Verilog HDL implemented RISC-V CPU.
  ☆10Updated 3 years ago
• ACMClassCourses / RISCV-CPU
  MS108 Course Project, SJTU ACM Class.
  ☆31Updated 2 years ago
• ZYHowell / YPU
  YPU is a part of RISCV pipelined CPU for demo-use
  ☆5Updated 4 years ago
• pku-liang / MAGIS
  MAGIS: Memory Optimization via Coordinated Graph Transformation and Scheduling for DNN (ASPLOS'24)
  ☆51Updated last year
• nju-mips / nemu-mips32
  An emulator to run mips executable and to differentially validate noop.
  ☆7Updated 2 weeks ago
• tsinghua-ideal / Canvas
  Canvas: End-to-End Kernel Architecture Search in Neural Networks
  ☆26Updated 6 months ago
• ConvolutedDog / gpgpu-sim-comments
  GPGPU-Sim 中文注释版代码，包含 GPGPU-Sim 模拟器的最新版代码，经过中文注释，以帮助中文用户更好地理解和使用该模拟器。
  ☆16Updated 5 months ago
• KuangjuX / Paper-reading
  My Paper Reading Lists and Notes.
  ☆20Updated 4 months ago
• KuangjuX / TileGraph
  TileGraph is an experimental DNN compiler that utilizes static code generation and kernel fusion techniques.
  ☆12Updated 8 months ago
• SJTU-ReArch-Group / Paper-Reading-List
  ☆108Updated last week
• adsl-rg / adsl-rg.github.io
  ☆12Updated last week
• Engineev / ravel
  A RISC-V simulator
  ☆36Updated last year
• thu-cs-lab / verilog-coding-standard
  Recommended coding standard of Verilog and SystemVerilog.
  ☆34Updated 3 years ago
• Jeremy2001-chen / OS-RISCV
  A small RISC-V kernel coding by C, tested on sifive unmatched board.
  ☆16Updated 2 years ago
• pku-liang / hestia
  ☆14Updated 2 months ago
• miaochenlu / Gem5_tutorials
  ☆20Updated this week
• pku-liang / TileFlow
  TileFlow is a performance analysis tool based on Timeloop for fusion dataflows
  ☆59Updated last year
• huang-jl / LLCL-MIPS
  LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. （第五届龙芯杯特等奖作…
  ☆36Updated 3 years ago
• sitar-lab / NeuSight
  ☆36Updated last month
• ConvolutedDog / HyFiSS
  HyFiSS: A Hybrid Fidelity Stall-Aware Simulator for GPGPUs
  ☆34Updated 5 months ago
• yuyangJin / PerFlow-AI
  PerFlow-AI is a programmable performance analysis, modeling, prediction tool for AI system.
  ☆19Updated last month
• zhaiyi000 / tlm
  ☆38Updated 10 months ago
• helesta-compiler / helesta
  A fast compiler for SysY code
  ☆18Updated 2 years ago
• hongzhangblaze / CS854-F24
  ☆37Updated 7 months ago
• Nelson-Cheung / yatsenos-riscv
  Rebuild YatSenOS On RISC-V 64.
  ☆20Updated 3 years ago
• ACMClassCourses / MS108-2020
  ☆17Updated 3 years ago
• gilgamsh / GenshinCPU
  Our repository for NSCSCC
  ☆19Updated 3 months ago
• MasterJH5574 / Mx-Compiler
  🔪Mx-Star Compiler Project
  ☆14Updated 5 years ago
• HeliosXCore / HeliosXCore
  HeliosXCore is a Superscalar Out-of-order RISC-V Processor Core.
  ☆10Updated last year