Alternatives and similar repositories for CAMI:

Users that are interested in CAMI are comparing it to the libraries listed below

• Jeremy2001-chen / OS-RISCV
  A small RISC-V kernel coding by C, tested on sifive unmatched board.
  ☆16Updated 2 years ago
• GrapeLemonade / useless-compiler
  北航编译原理 2020 课设 / BUAA Compiler 2020 / Naive speedrun useless compiler
  ☆14Updated 2 years ago
• Meow-Twice / Meow-Compiler
  2022华为毕昇杯-喵喵队仰卧起坐-参赛作品
  ☆15Updated 2 years ago
• gmlayer0 / wired
  Linux-capable out-of-order superscaler multicore LoongArch32 (LA32 / LA32R) processor.
  ☆17Updated 5 months ago
• Jrinx / Jrinx
  ARINC653 Multi-Partition Operating System Based On RISC-V, capable of running on SiFive HiFive Unmatched.
  ☆26Updated last year
• AlwenXXD / nscscc2021
  龙芯杯21个人赛作品
  ☆34Updated 3 years ago
• roife / BUAA-CO
  Pipelined MIPS CPU（course assignment for BUAA-Computer-Organization）
  ☆23Updated 2 years ago
• LainChip / LainCore
  Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.
  ☆38Updated 5 months ago
• MOSS2023ASE / service-backend
  ☆10Updated last year
• HIT-MaRiver-mips / cpucore-mariver
  ☆32Updated last year
• nju-mips / nemu-mips32
  An emulator to run mips executable and to differentially validate noop.
  ☆7Updated 2 years ago
• Coekjan / coekjan.github.io
  Coekjan's blog
  ☆9Updated 7 months ago
• iFuProcessor / iFuCore
  ☆15Updated 5 months ago
• roife / dasm
  A Verilog module for disassembling MIPS code.
  ☆13Updated 2 years ago
• MOSS2023ASE / service-frontend
  ☆11Updated last year
• thu-cs-lab / verilog-coding-standard
  Recommended coding standard of Verilog and SystemVerilog.
  ☆33Updated 3 years ago
• dhy2000 / TimeInput
  实时交互输入辅助工具
  ☆10Updated 2 years ago
• roife / resume
  My resume
  ☆18Updated last week
• Tanggling / BOOMCore
  This is a project created and completed by team BOOM(Beihang OO masters).This is a superscalar processor with a 13-stage out-of-order dua…
  ☆14Updated 3 months ago
• huang-jl / LLCL-MIPS
  LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. （第五届龙芯杯特等奖作…
  ☆34Updated 2 years ago
• NSCSCC-2022-TJU / ChiselMIPS
  第六届龙芯杯混元形意太极门战队作品
  ☆17Updated 2 years ago
• zencove-thu / zencove-zoom
  Highly configurable out-of-order MIPS32 processor, capable of booting Linux.
  ☆37Updated last year
• bblueskydream / BUAA_CO_2021
  北航2021届计算机组成原理课程P0-P7课程源码，仅供学习参考
  ☆9Updated 2 years ago
• Coekjan / MIPSysY-Compiler
  Project for 2021-autumn Compiler course in BUAA-SCSE.
  ☆33Updated 3 years ago
• BUAA-CI-LAB / BHLA.README
  ☆11Updated 5 months ago
• NOP-Processor / NOP-Core
  High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)
  ☆71Updated last year
• fluctlight001 / Generic-Cache-Module
  适用于龙芯杯团队赛入门选手的应急cache模块
  ☆21Updated 10 months ago
• helesta-compiler / helesta
  A fast compiler for SysY code
  ☆18Updated 2 years ago
• BUAA-SE-Compiling / miniSysY_example_compiler
  ☆18Updated 3 years ago