Alternatives and similar repositories for nemu-mips32:

Users that are interested in nemu-mips32 are comparing it to the libraries listed below

• huang-jl / LLCL-MIPS
  LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. （第五届龙芯杯特等奖作…
  ☆34Updated 3 years ago
• AlwenXXD / nscscc2021
  龙芯杯21个人赛作品
  ☆34Updated 3 years ago
• helesta-compiler / helesta
  A fast compiler for SysY code
  ☆18Updated 2 years ago
• gilgamsh / GenshinCPU
  Our repository for NSCSCC
  ☆19Updated 2 weeks ago
• thu-cs-lab / verilog-coding-standard
  Recommended coding standard of Verilog and SystemVerilog.
  ☆34Updated 3 years ago
• nscscc2019ucas / nscscc2019ucas
  ☆34Updated 5 years ago
• miaochenlu / Gem5_tutorials
  ☆18Updated last year
• HIT-MaRiver-mips / cpucore-mariver
  ☆32Updated last year
• CMU-SAFARI / Virtuoso
  Virtuoso is a new simulator that focuses on modelling various memory management and virtual memory aspects.
  ☆30Updated last year
• zencove-thu / zencove-zoom
  Highly configurable out-of-order MIPS32 processor, capable of booting Linux.
  ☆38Updated last year
• NSCSCC-2022-TJU / ChiselMIPS
  第六届龙芯杯混元形意太极门战队作品
  ☆17Updated 2 years ago
• Superscalar-HIT-Core / Superscalar-HIT-Core-NSCSCC2020
  a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog
  ☆47Updated last year
• IPADS-DuVisor / kvm-tutorial
  ☆23Updated last year
• lshpku / gem5-runahead
  Implementing the Precise Runahead (HPCA'20) in gem5
  ☆11Updated last year
• cry-daniel / Computer-Architecture-Learning
  ☆58Updated 2 years ago
• LainChip / LainCore
  Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.
  ☆38Updated 7 months ago
• howardlau1999 / yatcpu
  Yet another toy CPU.
  ☆86Updated last year
• KuangjuX / hypocaust-2
  hypocaust-2, a type-1 hypervisor with H extension run on RISC-V machine
  ☆54Updated last year
• pku-liang / hestia
  ☆12Updated last month
• decaf-lang / minidecaf-tests
  The MiniDecaf test cases.
  ☆17Updated last year
• baichen318 / arch-explorer
  ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis
  ☆31Updated last year
• miaochenlu / learn_prefetcher
  hardware & software prefetcher
  ☆23Updated last year
• LearningOS / rCore-Tutorial-Code-2023S
  Let's write an OS which can run on RISC-V in Rust from scratch!
  ☆16Updated last year
• cyyself / CDIM-SoC
  SoC for CQU Dual Issue Machine
  ☆12Updated 2 years ago
• victoryang00 / computer-architecture-revisit-a-quantitative-approach
  This repo stores a more profound view of Computer Architecture: A Quantitative Approach that tells multi-tenancy, virtualize, fine graine…
  ☆25Updated last year
• NOP-Processor / NOP-Core
  High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)
  ☆76Updated last year
• MaxXSoft / Frenda
  Split large FIRRTL into separated modules for incremental compilation.
  ☆10Updated 3 years ago
• MaxXSoft / Bossa
  BOOM's Simulation Accelerator.
  ☆13Updated 3 years ago
• Maxpicca-Li / CDIM
  CQU Dual Issue Machine
  ☆35Updated 8 months ago
• OS-F-4 / usr-intr
  项目的主仓库
  ☆23Updated 2 years ago