Alternatives and similar repositories for nemu-mips32

Users that are interested in nemu-mips32 are comparing it to the libraries listed below

• gilgamsh / GenshinCPU
  Our repository for NSCSCC
  ☆19Updated 3 months ago
• huang-jl / LLCL-MIPS
  LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. （第五届龙芯杯特等奖作…
  ☆36Updated 3 years ago
• miaochenlu / Gem5_tutorials
  ☆20Updated this week
• thu-cs-lab / verilog-coding-standard
  Recommended coding standard of Verilog and SystemVerilog.
  ☆34Updated 3 years ago
• MaxXSoft / Bossa
  BOOM's Simulation Accelerator.
  ☆14Updated 3 years ago
• Superscalar-HIT-Core / Superscalar-HIT-Core-NSCSCC2020
  a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog
  ☆47Updated last year
• bsc-mem / Mess-simulator
  A fast, accurate, and easy-to-integrate memory simulator that model memory system performance with bandwidth--latency curves.
  ☆24Updated 3 weeks ago
• baichen318 / arch-explorer
  ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis
  ☆31Updated last year
• ConvolutedDog / gpgpu-sim-comments
  GPGPU-Sim 中文注释版代码，包含 GPGPU-Sim 模拟器的最新版代码，经过中文注释，以帮助中文用户更好地理解和使用该模拟器。
  ☆16Updated 5 months ago
• helesta-compiler / helesta
  A fast compiler for SysY code
  ☆18Updated 2 years ago
• AlwenXXD / nscscc2021
  龙芯杯21个人赛作品
  ☆36Updated 3 years ago
• zencove-thu / zencove-zoom
  Highly configurable out-of-order MIPS32 processor, capable of booting Linux.
  ☆39Updated last year
• OpenXiangShan / xfuzz
  Fuzzing General-Purpose Hardware Designs with Software Fuzzers
  ☆17Updated last week
• nscscc2019ucas / nscscc2019ucas
  ☆34Updated 5 years ago
• pku-liang / hestia
  ☆14Updated 2 months ago
• CMU-SAFARI / Virtuoso
  Virtuoso is a fast, accurate and versatile simulation framework designed for virtual memory research. Virtuoso uses a new simulation met…
  ☆65Updated 3 weeks ago
• HIT-MaRiver-mips / cpucore-mariver
  ☆35Updated last year
• LainChip / LainCore
  Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.
  ☆41Updated 10 months ago
• howardlau1999 / yatcpu
  Yet another toy CPU.
  ☆91Updated last year
• cyyself / CDIM-SoC
  SoC for CQU Dual Issue Machine
  ☆12Updated 2 years ago
• Sakits / CPU_Shieru
  SJTU ACM Class Architecture 2021 Assignment
  ☆7Updated 3 years ago
• observerw / ChiseLLM
  Reasoning LLMs optimized for Chisel code generation
  ☆14Updated last month
• IPADS-DuVisor / kvm-tutorial
  ☆23Updated last year
• jiegec / rvv-kernels
  Implements kernels with RISC-V Vector
  ☆22Updated 2 years ago
• NSCSCC-2022-TJU / ChiselMIPS
  第六届龙芯杯混元形意太极门战队作品
  ☆17Updated 3 years ago
• Jeremy2001-chen / OS-RISCV
  A small RISC-V kernel coding by C, tested on sifive unmatched board.
  ☆16Updated 2 years ago
• MaxXSoft / Frenda
  Split large FIRRTL into separated modules for incremental compilation.
  ☆10Updated 3 years ago
• jiegec / cpu
  Microarchitecture diagrams of several CPUs
  ☆36Updated last month
• lshpku / gem5-runahead
  Implementing the Precise Runahead (HPCA'20) in gem5
  ☆11Updated last year
• ConvolutedDog / HyFiSS
  HyFiSS: A Hybrid Fidelity Stall-Aware Simulator for GPGPUs
  ☆34Updated 5 months ago