Alternatives and similar repositories for gensim

Users that are interested in gensim are comparing it to the libraries listed below

• ppeetteerrs / gem5-RISC-V-FS-Linux
  Repository containing the guide and code for booting RISC-V full system linux using gem5.
  ☆56Updated 4 years ago
• ccelio / Speckle
  A wrapper for the SPEC CPU2006 benchmark suite.
  ☆91Updated 4 years ago
• RALC88 / riscv-vectorized-benchmark-suite
  RiVEC Bencmark Suite
  ☆125Updated last year
• embecosm / mibench
  The MiBench testsuite, extended for use in general embedded environments
  ☆110Updated 13 years ago
• camel-cdr / rvv-bench
  A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code
  ☆137Updated 3 weeks ago
• darchr / gem5-skylake-config
  gem5 configuration for intel's skylake micro-architecture
  ☆52Updated 3 years ago
• bucaps / marss-riscv
  TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems
  ☆162Updated 3 years ago
• UT-LCA / Scalability-Phase-Simpoint-of-SPEC-CPU2017
  ☆34Updated 5 years ago
• 2Bor2C / tage
  Implementation of TAGE Branch Predictor - currently considered state of the art
  ☆52Updated 11 years ago
• snipersim / snipersim
  The Sniper Multi-Core Simulator
  ☆162Updated 2 months ago
• masc-ucsc / esesc
  ESESC: A Fast Multicore Simulator
  ☆140Updated last month
• riscv-boom / boom-attacks
  Proof of concepts for speculative attacks using the BOOM core (https://github.com/riscv-boom/riscv-boom)
  ☆67Updated 6 years ago
• ucb-bar / libgloss-htif
  A libgloss replacement for RISC-V that supports HTIF
  ☆42Updated last year
• riscvarchive / riscv-CMOs
  ☆89Updated 3 months ago
• VerticalResearchGroup / microbench
  Extremely Simple Microbenchmarks
  ☆37Updated 7 years ago
• nbdd0121 / TLBSim
  Fast TLB simulator for RISC-V systems
  ☆15Updated 6 years ago
• gthparch / macsim
  A heterogeneous architecture timing model simulator.
  ☆173Updated 3 months ago
• ISRC-CAS / c910-llvm
  平头哥玄铁C910的LLVM工具链支持，由PLCT实验室提供，非官方版本
  ☆77Updated 4 years ago
• poweihuang17 / Documentation_Spike
  Documentation for RISC-V Spike
  ☆105Updated 7 years ago
• cry-daniel / Computer-Architecture-Learning
  ☆65Updated 3 years ago
• josecm / riscv-hyp-tests
  A bare-metal application to test specific features of the risc-v hypervisor extension
  ☆43Updated 3 weeks ago
• riscv / riscv-p-spec
  RISC-V Packed SIMD Extension
  ☆153Updated last month
• arm-university / arm-gem5-rsk
  Official repository of the Arm Research Starter Kit on System Modeling using gem5
  ☆117Updated 6 months ago
• zero-day-labs / riscv-iommu
  IOMMU IP compliant with the RISC-V IOMMU Specification v1.0
  ☆107Updated 2 months ago
• litmus-tests / litmus-tests-riscv
  RISC-V architecture concurrency model litmus tests
  ☆94Updated 6 months ago
• cnrv / fpga-rocket-chip
  Wrapper for Rocket-Chip on FPGAs
  ☆138Updated 3 years ago
• f0rm2l1n / riscv-simulator-guide
  RISC-V模拟器，相关硬件实现`riscv-isa-sim`以及模拟器pk, bbl的指导手册
  ☆53Updated 5 years ago
• umd-memsys / DRAMSim2
  DRAMSim2: A cycle accurate DRAM simulator
  ☆294Updated 5 years ago
• sparcians / map
  Modeling Architectural Platform
  ☆213Updated this week
• gem5 / gem5-resources
  The official repository for the gem5 resources sources.
  ☆76Updated 2 weeks ago