XiaoningLiu / rdmaView external linksLinks
An emulation of RDMA(remote direct memory access) library
☆13Jul 2, 2015Updated 10 years ago
Alternatives and similar repositories for rdma
Users that are interested in rdma are comparing it to the libraries listed below
Sorting:
- Creating an OpenGL viewport (fixed camera)☆15Feb 28, 2020Updated 5 years ago
- Simply feedforward neural network☆19Oct 4, 2016Updated 9 years ago
- PCIe System Verilog Verification Environment developed for PCIe course☆13Mar 26, 2024Updated last year
- Pipelined FFT/IFFT 256 points processor☆10Jul 17, 2014Updated 11 years ago
- Kernel Mode RDMA Ping☆28Oct 29, 2025Updated 3 months ago
- Donard: A PCIe Peer-2-Peer kernel patch and library that builds on top of NVM. Express. Also see https://github.com/sbates130272/linux-do…☆32Nov 17, 2016Updated 9 years ago
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆11Jun 3, 2019Updated 6 years ago
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆14Jan 4, 2019Updated 7 years ago
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- Docker images that support different OpenCl Runtime☆33Sep 1, 2016Updated 9 years ago
- ☆11May 8, 2022Updated 3 years ago
- MAC system with IEEE754 compatibility☆13Nov 22, 2023Updated 2 years ago
- Disassembly of the Apple II Desktop☆10Jan 29, 2018Updated 8 years ago
- How to write interpreters or dynamic compilers for dynamically typed languages on top of the JVM☆16Updated this week
- ☆16Dec 6, 2014Updated 11 years ago
- Proximal Asynchronous SAGA☆13Nov 30, 2017Updated 8 years ago
- Verilog-Based-NoC-Simulator☆10May 4, 2016Updated 9 years ago
- OpenExSys_NoC a mesh-based network on chip IP.☆20Dec 1, 2023Updated 2 years ago
- Implementation of a Systolic Array based sorting engine on an FPGA using Verilog☆11May 11, 2017Updated 8 years ago
- A simple cycle-accurate DaDianNao simulator☆13Mar 27, 2019Updated 6 years ago
- Single RISC-V CPU attached on AMBA AHB with Instruction and Data memories.☆13Oct 31, 2021Updated 4 years ago
- Ultra High Performance AXI4-based Direct Memory Access (DMA) Controller. This project was an interview assignment. Work in Progress.☆13Oct 19, 2024Updated last year
- An out-of-order, dual issueed RISC-V core and SOC, a working project.☆10Apr 24, 2023Updated 2 years ago
- Special Function Units (SFUs) are hardware accelerators, their implementation helps improve the performance of GPUs to process some of th…☆15Sep 21, 2025Updated 4 months ago
- A C Templating Engine☆11Apr 13, 2017Updated 8 years ago
- ☆11Dec 5, 2021Updated 4 years ago
- Implements a simple UVM based testbench for a simple memory DUT.☆13Oct 26, 2019Updated 6 years ago
- ☆11Jul 28, 2022Updated 3 years ago
- Superscalar Out-of-Order NPU Design on FPGA☆12May 17, 2024Updated last year
- This repository is the summary of all of our works for the XLA.☆11Jan 14, 2018Updated 8 years ago
- RISC-V CPU in SystemVerilog & Custom Migen-based SoC Generator☆10Dec 29, 2021Updated 4 years ago
- 标准视频时序生成器☆10Feb 9, 2020Updated 6 years ago
- This repository contains the hardware implementation for Static BFP convolution on FPGA☆10Oct 15, 2019Updated 6 years ago
- A library that contains a few more complex elementary objects for easy importing/usage.☆11Apr 26, 2020Updated 5 years ago
- A small DNN library for RISC-V, using RISC-V Vector and Matrix extensions☆11Mar 13, 2025Updated 11 months ago
- RTL implementation of a ray-tracing GPU☆15Dec 18, 2012Updated 13 years ago
- POC demonstrating best practice for high-performance LuaJIT C Binding.☆10Feb 15, 2016Updated 9 years ago
- Fast binary matrix product on CPU☆10Feb 11, 2016Updated 10 years ago
- JVM bytecode assembler as REST api☆11Jul 27, 2025Updated 6 months ago