Kelvinyu1117 / LSQ-implementation
This is an unofficial implementation of the paper - LEARNED STEP SIZE QUANTIZATION at ICLR 2020
☆7Updated 4 years ago
Alternatives and similar repositories for LSQ-implementation:
Users that are interested in LSQ-implementation are comparing it to the libraries listed below
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆89Updated 3 years ago
- Reproducing Quantization paper PACT☆61Updated 2 years ago
- Open-source of MSD framework☆16Updated last year
- Sparse CNN Accelerator targeting Intel FPGA☆11Updated 3 years ago
- ☆25Updated 2 months ago
- BSQ: Exploring Bit-Level Sparsity for Mixed-Precision Neural Network Quantization (ICLR 2021)☆38Updated 4 years ago
- A Out-of-box PyTorch Scaffold for Neural Network Quantization-Aware-Training (QAT) Research. Website: https://github.com/zhutmost/neuralz…☆26Updated 2 years ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆34Updated last year
- ☆69Updated 4 years ago
- AFP is a hardware-friendly quantization framework for DNNs, which is contributed by Fangxin Liu and Wenbo Zhao.☆12Updated 3 years ago
- An OpenCL-Based FPGA Accelerator for Compressed YOLOv2☆37Updated 3 years ago
- LSQ+ or LSQplus☆63Updated 2 weeks ago
- Conditional channel- and precision-pruning on neural networks☆72Updated 4 years ago
- The codes and artifacts associated with our MICRO'22 paper titled: "Adaptable Butterfly Accelerator for Attention-based NNs via Hardware …☆121Updated last year
- The goal of this design is to use the PYNQ-Z2 development board to design a general convolution neural network accelerator. And through r…☆9Updated 4 years ago
- Unofficial implementation of LSQ-Net, a neural network quantization framework☆287Updated 9 months ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆36Updated 2 years ago
- The PyTorch implementation of Learned Step size Quantization (LSQ) in ICLR2020 (unofficial)☆128Updated 4 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆48Updated 6 years ago
- ☆19Updated last year
- An HLS based winograd systolic CNN accelerator☆50Updated 3 years ago
- FPGA-based hardware acceleration for dropout-based Bayesian Neural Networks.☆22Updated last year
- ☆13Updated 2 years ago
- An FPGA Accelerator for Transformer Inference☆76Updated 2 years ago
- Neural Network Quantization With Fractional Bit-widths☆12Updated 4 years ago
- A DNN Accelerator implemented with RTL.☆63Updated last month
- BitSplit Post-trining Quantization☆48Updated 3 years ago
- ☆18Updated 3 years ago
- ☆10Updated 2 months ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆22Updated 3 years ago