Kelvinyu1117 / LSQ-implementationLinks
This is an unofficial implementation of the paper - LEARNED STEP SIZE QUANTIZATION at ICLR 2020
☆8Updated 4 years ago
Alternatives and similar repositories for LSQ-implementation
Users that are interested in LSQ-implementation are comparing it to the libraries listed below
Sorting:
- Reproducing Quantization paper PACT☆64Updated 2 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆94Updated 3 years ago
- The PyTorch implementation of Learned Step size Quantization (LSQ) in ICLR2020 (unofficial)☆135Updated 4 years ago
- BSQ: Exploring Bit-Level Sparsity for Mixed-Precision Neural Network Quantization (ICLR 2021)☆40Updated 4 years ago
- ☆19Updated 3 years ago
- Conditional channel- and precision-pruning on neural networks☆72Updated 5 years ago
- Open-source of MSD framework☆16Updated last year
- Sparse CNN Accelerator targeting Intel FPGA☆12Updated 3 years ago
- CMix-NN: Mixed Low-Precision CNN Library for Memory-Constrained Edge Devices☆43Updated 5 years ago
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆23Updated last year
- A Out-of-box PyTorch Scaffold for Neural Network Quantization-Aware-Training (QAT) Research. Website: https://github.com/zhutmost/neuralz…☆26Updated 2 years ago
- LSQ+ or LSQplus☆69Updated 4 months ago
- Pytorch implementation of our paper accepted by ICCV 2021 -- ReCU: Reviving the Dead Weights in Binary Neural Networks http://arxiv.org/a…☆39Updated 3 years ago
- ☆27Updated 2 months ago
- AFP is a hardware-friendly quantization framework for DNNs, which is contributed by Fangxin Liu and Wenbo Zhao.☆12Updated 3 years ago
- The goal of this design is to use the PYNQ-Z2 development board to design a general convolution neural network accelerator. And through r…☆11Updated 4 years ago
- BitSplit Post-trining Quantization☆50Updated 3 years ago
- Unofficial implementation of LSQ-Net, a neural network quantization framework☆296Updated last year
- Approximate layers - TensorFlow extension☆27Updated 2 months ago
- ☆29Updated last week
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆46Updated last year
- Codes to implement MobileNet V2 in a FPGA☆25Updated 4 years ago
- bitfusion verilog implementation☆10Updated 3 years ago
- ReActNet: Towards Precise Binary NeuralNetwork with Generalized Activation Functions. In ECCV 2020.☆259Updated 3 years ago
- PyTorch implementation for the APoT quantization (ICLR 2020)☆275Updated 6 months ago
- ☆71Updated 5 years ago
- FPGA-based hardware acceleration for dropout-based Bayesian Neural Networks.☆24Updated last year
- ☆101Updated last year
- An FPGA Accelerator for Transformer Inference☆83Updated 3 years ago
- DeiT implementation for Q-ViT☆25Updated 2 months ago