Evgeny-Mamaev / bch-correcting-n-errors
builds a BCH code correcting an arbitrary number of errors
☆9Updated 2 months ago
Alternatives and similar repositories for bch-correcting-n-errors
Users that are interested in bch-correcting-n-errors are comparing it to the libraries listed below
Sorting:
- An implementation of the decoding of BCH codes resistant to timing attacks☆10Updated 4 years ago
- Simple python implementation of binary BCH error-correcting code☆30Updated 5 years ago
- Error Correction Codes - C☆11Updated 5 years ago
- Verilog implementation of the ASCON lightweight authenticated encryption and hashing algorithm☆10Updated 5 months ago
- Python Code and Dataset for different PUFs☆18Updated 4 years ago
- VHDL Implementation of AES Algorithm☆78Updated 3 years ago
- Defense/Attack PUF Library (DA PUF Library)☆49Updated 5 years ago
- The ML_Attack_XOR_PUF is a Machine Learning-based model for attacking the XOR Physical Unclonable Functions using a small number of chall…☆17Updated 4 years ago
- Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs☆10Updated 5 years ago
- BCH (Bose-Chaudhuri-Hocquenghem) encoder and decoder built from scratch in matlab as course project for EE5160: Error Control Coding☆18Updated 8 years ago
- Tools for PUF analysis☆11Updated 3 years ago
- ☆21Updated 10 months ago
- Present Crypto Engine in Verilog☆11Updated 9 years ago
- NIST LWC Hardware Reference Implementation of Ascon v1.2☆26Updated last year
- Wi-Fi LDPC codec Verilog IP core☆17Updated 5 years ago
- [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4☆36Updated 4 years ago
- Playground for implementing LDPC codes on FPGA☆16Updated 2 years ago
- An end-to-end chip authentication architecture based on SRAM PUF and public key cryptography.☆16Updated 5 years ago
- A graphical user interface for measuring and performing inter-active analysis of physical unclonable functions (PUFs)☆26Updated 4 years ago
- SGen is a generator capable of producing efficient hardware designs operating on streaming datasets. “Streaming” means that the dataset i…☆21Updated 2 years ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆101Updated 10 months ago
- USB1.1 Host Controller + PHY☆14Updated 3 years ago
- Implementation of Number-theoretic transform(NTT) algorithm on FPGA; 快速数论变换(NTT)的FPGA实现,基为2,有两个并行的蝶形单元☆19Updated 2 years ago
- A Performance Analysis and Simulation of BCH Code in Matlab☆13Updated 3 years ago
- Educational verilog library that supports IEEE754 floating point arithmetic with a parametrizable mantissa and exponent☆27Updated 2 months ago
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆14Updated 2 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆65Updated 2 years ago
- A FPGA accelerated SDR receiver using PYNQ-Z2 board and RTL-SDR☆20Updated 5 years ago
- FPGA implementation of a cryptographically secure physical unclonable function based on learning parity with noise problem.☆15Updated 7 years ago
- Configurable AES-GCM IP (128, 192, 256 bits)☆29Updated 9 months ago