Alternatives and similar repositories for bch-correcting-n-errors:

Users that are interested in bch-correcting-n-errors are comparing it to the libraries listed below

• secworks / ascon
  Verilog implementation of the ASCON lightweight authenticated encryption and hashing algorithm
  ☆10Updated 4 months ago
• jkrauze / bch
  Simple python implementation of binary BCH error-correcting code
  ☆30Updated 5 years ago
• scluconn / DA_PUF_Library
  Defense/Attack PUF Library (DA PUF Library)
  ☆49Updated 4 years ago
• aneeshkandi14 / ascon-hw-public
  ☆21Updated 9 months ago
• IFM-Ulm / ro-pr-fw
  Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs
  ☆10Updated 5 years ago
• Praneshss / Modeling_of_APUF_Compositions
  Python Code and Dataset for different PUFs
  ☆16Updated 3 years ago
• kmursi / ML_Attack_XOR_PUF
  The ML_Attack_XOR_PUF is a Machine Learning-based model for attacking the XOR Physical Unclonable Functions using a small number of chall…
  ☆17Updated 4 years ago
• karanahujax / PUF
  Cryptographic Key Generation from PUF Data
  ☆21Updated 5 years ago
• VLSIDA / puffery
  Tools for PUF analysis
  ☆11Updated 3 years ago
• chinnichaitanya / BCH-encoder-decoder
  BCH (Bose-Chaudhuri-Hocquenghem) encoder and decoder built from scratch in matlab as course project for EE5160: Error Control Coding
  ☆18Updated 8 years ago
• dineshannayya / usb1_host
  USB1.1 Host Controller + PHY
  ☆14Updated 3 years ago
• mkannwischer / polymul
  ☆11Updated 3 years ago
• mborgerding / bch_codec
  User BCH encode/decode library based on bch module from linux kernel
  ☆31Updated 9 years ago
• eriksargent / PUF-lab
  FPGA implementation of a physical unclonable function for authentication
  ☆32Updated 8 years ago
• SRI-CSL / NTT
  An Implementation of the Number Theoretic Transform
  ☆44Updated last year
• ascon / ascon-hardware
  NIST LWC Hardware Reference Implementation of Ascon v1.2
  ☆26Updated last year
• AlessandroBudroni / BCH-C
  Error Correction Codes - C
  ☆10Updated 5 years ago
• freecores / sha3
  SHA3 (KECCAK)
  ☆18Updated 10 years ago
• hadipourh / AES-VHDL
  VHDL Implementation of AES Algorithm
  ☆78Updated 3 years ago
• KULeuven-COSIC / NTRU_NTT_HW
  ☆21Updated 3 years ago
• igorauad / bch
  Bose–Chaudhuri–Hocquenghem Codes in Python
  ☆11Updated last year
• PW-Sat2 / hardware
  PW-Sat2 hardware designed by the PW-Sat2 team
  ☆9Updated 5 years ago
• XBQ314 / A-Number-Theoretic-Transform-Accelerator-with-Two-Parallel-Simplified-Butterfly-Units
  Implementation of Number-theoretic transform(NTT) algorithm on FPGA; 快速数论变换(NTT)的FPGA实现，基为2，有两个并行的蝶形单元
  ☆18Updated 2 years ago
• mjosaarinen / lwaes_isa
  [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4
  ☆36Updated 4 years ago
• proteus-core / proteus
  The SpinalHDL design of the Proteus core, an extensible RISC-V core.
  ☆52Updated last week
• mupq / pqriscv-vexriscv
  VexRiscv reference platforms for the pqriscv project
  ☆16Updated last year
• KULeuven-COSIC / COSO-TRNG
  Reference implementation for the COherent Sampling ring Oscillator based True Random Number Generator.
  ☆13Updated 4 months ago
• KeyPair-Consulting / Theseus
  An implementation of the NIST SP 800-90B tests, and related testing tools.
  ☆16Updated last month
• ecelab-org / Split-Chip_authentication
  An end-to-end chip authentication architecture based on SRAM PUF and public key cryptography.
  ☆16Updated 5 years ago
• sujoyetc / SABER_HW
  Hardware implementation of Saber
  ☆8Updated 4 years ago