Evgeny-Mamaev / bch-correcting-n-errorsLinks
builds a BCH code correcting an arbitrary number of errors
☆9Updated 2 months ago
Alternatives and similar repositories for bch-correcting-n-errors
Users that are interested in bch-correcting-n-errors are comparing it to the libraries listed below
Sorting:
- An implementation of the decoding of BCH codes resistant to timing attacks☆10Updated 4 years ago
- Error Correction Codes - C☆11Updated 6 years ago
- Verilog implementation of the ASCON lightweight authenticated encryption and hashing algorithm☆10Updated 6 months ago
- Simple python implementation of binary BCH error-correcting code☆30Updated 5 years ago
- Playground for implementing LDPC codes on FPGA☆16Updated 2 years ago
- The source codes of the fast x86 LDPC decoder published☆26Updated 4 years ago
- Tools for PUF analysis☆11Updated 3 years ago
- BCH (Bose-Chaudhuri-Hocquenghem) encoder and decoder built from scratch in matlab as course project for EE5160: Error Control Coding☆18Updated 8 years ago
- The SSE SIMD-based LDPC decoder described in the article "Efficient GPU and CPU-based LDPC decoders for long codewords" ( http://link.spr…☆10Updated 10 years ago
- User BCH encode/decode library based on bch module from linux kernel☆31Updated 10 years ago
- Python Code and Dataset for different PUFs☆18Updated 4 years ago
- Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs☆10Updated 5 years ago
- This is a BCH encoder/decoder for NAND flash based on the code from Micron.☆13Updated 5 years ago
- Python wrapper for AFF3CT.☆16Updated last year
- Verilog Hardware Design of Ascon☆22Updated last week
- Algebraic methods for construction QC-LDPC and cyclic LDPC LDGM EG-LDPC source codes☆15Updated 6 months ago
- The ML_Attack_XOR_PUF is a Machine Learning-based model for attacking the XOR Physical Unclonable Functions using a small number of chall…☆17Updated 4 years ago
- LoRa modulator implementation on Lattice ECP5 FPGA to interface with AT86RF215 I/Q Radio☆36Updated 3 months ago
- Playing with Low-density parity-check codes☆94Updated 2 years ago
- USB-PD-3.1-Verilog☆14Updated last year
- HDL code for a complex multiplier with AXI stream interface☆17Updated 2 years ago
- Wi-Fi LDPC codec Verilog IP core☆17Updated 5 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- PyBER is a graphic application dedicated to the display of the BER/FER simulation results.☆12Updated last year
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆67Updated 2 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- This is a CUDA application for LDPC-CC Decoder☆15Updated 9 years ago
- a small simple slow serial FPGA core☆16Updated 4 years ago
- Soft-microcontroller implementation of an ARM Cortex-M0☆26Updated 6 years ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆104Updated 11 months ago