Evgeny-Mamaev / bch-correcting-n-errorsLinks
builds a BCH code correcting an arbitrary number of errors
☆9Updated 4 months ago
Alternatives and similar repositories for bch-correcting-n-errors
Users that are interested in bch-correcting-n-errors are comparing it to the libraries listed below
Sorting:
- VHDL Implementation of AES Algorithm☆82Updated 3 years ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆46Updated 4 years ago
- Xlinix Kintex 7 based PCIE development board☆27Updated last year
- An implementation of the decoding of BCH codes resistant to timing attacks☆10Updated 4 years ago
- Floating point Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source lang. - VHDL).☆60Updated 3 years ago
- Python Code and Dataset for different PUFs☆18Updated 4 years ago
- Notes on the Eclypse Z7 development board☆14Updated 2 weeks ago
- Submission template for Tiny Tapeout 03☆20Updated last year
- Verilog implementation of the ASCON lightweight authenticated encryption and hashing algorithm☆10Updated 7 months ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆69Updated 3 years ago
- ☆13Updated last year
- USB1.1 Host Controller + PHY☆14Updated 3 years ago
- Conecting the Litefury FPGA accelerator to Raspberry Pi 5 over PCIe gen2 x1☆31Updated last year
- Digital Interpolation Techniques Applied to Digital Signal Processing☆62Updated last year
- PCB for ULX4M FPGA R&D board☆52Updated 3 months ago
- Digital FM Radio Receiver for FPGA☆61Updated 9 years ago
- tinyVision.ai Vision & Sensor FPGA System on Module☆45Updated 4 years ago
- A FPGA accelerated SDR receiver using PYNQ-Z2 board and RTL-SDR☆21Updated 5 years ago
- Technology-agnostic Physical Unclonable Function (PUF) hardware module for any FPGA.☆134Updated 2 years ago
- Artix7 SOM☆18Updated 10 months ago
- Digital Signal Processing and Well-Known Modulations on HDL☆41Updated last month
- Projects published on controlpaths.com and hackster.io☆41Updated 3 years ago
- ☆38Updated last week
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆115Updated 4 years ago
- A series of CORDIC related projects☆110Updated 8 months ago
- A collection of circuits in LTSpiceIV that I have examined during the years☆110Updated 5 years ago
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆109Updated 8 years ago
- converts ValueChangeDump-Files (vcd) to tikz-timing-diagrams☆16Updated 3 years ago
- ☆16Updated 11 months ago
- Tutorial on how to use the PL to PS interrupt on the Zedboard☆26Updated 8 years ago