jamesgraves / licheerv-debian-linux
Build scripts for creating a Debian GNU/Linux image for the Lichee RV RISC-V board
☆11Updated 2 months ago
Related projects ⓘ
Alternatives and complementary repositories for licheerv-debian-linux
- ☆42Updated 3 years ago
- FPGA 80186 IBM PC compatible system for Altera Cyclone IV (EP4CE15F23/EP4CE55F23)☆21Updated 2 years ago
- Sipeed Lichee RV Allwinner D1 RISC-V☆27Updated 2 years ago
- build mainline SBI and Linux for allwinner D1 nezha board☆10Updated 3 years ago
- Wrapper to Sipeed LicheeRV Nezha CM C906 boot0, opensbi, u-boot, kernel with tiny initramfs☆29Updated 2 years ago
- Patched sources/configs for RISC-V Linux with musl-based toolchain targeting 8 MB RAM☆25Updated 2 years ago
- ☆16Updated 3 months ago
- A complete 65C02 computer with VGA output on a Lattice Ultra Plus FPGA☆27Updated 5 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆37Updated 2 years ago
- Mostly AVR compatible FPGA soft-core☆25Updated 3 years ago
- Open-source HDMI/DVI transmitter for the Gowin GW1NSR-powered Tang Nano 4K☆23Updated 2 years ago
- PCB combining Raspberry Pi Pico and iCE40 FPGA☆29Updated 6 months ago
- Flashing Pano Logic thin clients without a programmer☆39Updated 2 years ago
- FPGA 8-Bit TV80 SoC for Lattice iCE40 with complete open-source toolchain flow using yosys and SDCC☆54Updated last year
- ☆25Updated 3 years ago
- Full Speed USB DFU interface for FPGA and ASIC designs☆16Updated 8 months ago
- A blinky project for the ULX3S v3.0.3 FPGA board☆16Updated 5 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆12Updated last year
- Dual-core RISC-V SoC with JTAG, atomics, SDRAM☆23Updated 2 years ago
- Information on cores available on the Ulx3s ECP5 FPGA board☆14Updated 4 years ago
- Low-area DVI experiment for iCE40 UP5k and HX1k FPGAs☆26Updated 3 years ago
- Bit streams forthe Ulx3s ECP5 device☆16Updated last year
- quake for k210☆46Updated 5 years ago
- JTAG Tools For FTDI MPSSE Transports☆12Updated 10 years ago
- Prebuilt images for Linux for the Pano Logic G2☆12Updated last year
- A repository for a random collection of stuff pertaining to reverse engineering the Pano Logic G2 "zero" client☆33Updated 5 years ago
- PS2 interface☆17Updated 6 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆12Updated 5 years ago
- Configuration overlays of Xtensa cores used by Espressif. These overlays are applied when building GCC, Binutils, GDB, Newlib.☆10Updated 2 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆48Updated last year