zrt / thu-xiyi
清华大学宿舍洗衣机空闲提醒小程序
☆11Updated 3 years ago
Related projects: ⓘ
- Project template for Artix-7 based Thinpad board☆45Updated last year
- THU Bell on macOS☆28Updated 4 years ago
- Backend & Frontend for JieLabs☆22Updated last year
- Documentation for TCP Lab☆11Updated 3 months ago
- A summarize of my projects.☆44Updated 3 months ago
- ☆21Updated this week
- Facts of DCST of Tsinghua University☆45Updated 2 months ago
- 使用 Jekyll 和 GitHub Actions 快速在 home.ustc.edu.cn 上部署一个漂亮的个人主页☆15Updated 2 years ago
- 网络学堂 PC 端 App☆21Updated last year
- Online judge server for Verilog | verilogoj.ustc.edu.cn☆75Updated 2 months ago
- A SystemVerilog implementation of MIPS32 CPU and RIP router☆19Updated 4 years ago
- A router IP written in Verilog.☆13Updated 4 years ago
- Mr. Chi simulator!☆26Updated 4 years ago
- Example programs for FPGAOL☆14Updated 3 years ago
- A hardware accelerated IP packet forwarder running on programmable ICs☆15Updated last year
- My knowledge base☆36Updated last month
- 在线图书借阅系统 - 2017 THU OOP课大作业☆13Updated 6 years ago
- Follow nginx log, and find out bad guys!☆15Updated last week
- 清华大学研究生社会实践系统爬虫☆17Updated 3 months ago
- 计算机组成原理课程32位监控程序☆48Updated 4 years ago
- 清华成绩刮刮乐☆19Updated 10 years ago
- ⚡ Bring some magic to i.sjtu.edu.cn☆20Updated 4 years ago
- Documentation for Digital Design course☆19Updated 2 months ago
- 兆京大学班车预约 for Humans™☆27Updated last month
- Recommended coding standard of Verilog and SystemVerilog.☆32Updated 2 years ago
- Counter Strike: Global Offensive FPGA Version (LOL)☆15Updated 7 years ago
- ☆11Updated 4 months ago
- My DAC '21 work open-sourced.☆14Updated 3 years ago
- A utility to clone all files from learn.tsinghua.edu.cn☆23Updated 2 weeks ago
- Microarchitecture diagrams of several CPUs☆15Updated this week