CMUAbstract / releases
Meta repository with getting-started info for projects released by Abstract group at CMU
☆17Updated last year
Related projects ⓘ
Alternatives and complementary repositories for releases
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆88Updated 4 months ago
- PipeProof☆11Updated 4 years ago
- ☆41Updated 3 years ago
- PolyGen is a code generator for the polyhedral model, written and proved in Coq.☆10Updated 4 years ago
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 3 years ago
- A Language for Closed-form High-level ARchitecture Modeling☆18Updated 4 years ago
- A formalization of the RVWMO (RISC-V) memory model☆30Updated 2 years ago
- CHERI-RISC-V model written in Sail☆55Updated last month
- The RiscvSpecKami package provides SiFive's RISC-V processor model. Built using Coq, this processor model can be used for simulation, mod…☆75Updated 4 years ago
- The source code to the Voss II Hardware Verification Suite☆53Updated last month
- Chisel library for Unum Type-III Posit Arithmetic☆30Updated 7 months ago
- CoreIR Symbolic Analyzer☆61Updated 4 years ago
- Code released to accompany the ISCA paper: "T4: Compiling Sequential Code for Effective Speculative Parallelization in Hardware"☆27Updated 2 years ago
- FPGA synthesis tool powered by program synthesis☆38Updated last month
- ☆25Updated 2 years ago
- A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)☆20Updated 7 years ago
- Designing directory cache coherence protocols is complicated because coherence transactions are not atomic in modern multicore processors…☆16Updated 2 years ago
- RTLCheck☆17Updated 6 years ago
- Code repository for Coppelia tool☆20Updated 3 years ago
- A time-predictable processor for mixed-criticality systems☆56Updated this week
- Alloy models for automatic synthesis of memory model litmus test suites (from ASPLOS 2017)☆15Updated 9 months ago
- A Speculation-Aware Collaborative Dependence Analysis Framework☆28Updated 4 months ago
- Formal specification and verification of hardware, especially for security and privacy.☆124Updated 2 years ago
- ILA Model Database☆20Updated 4 years ago
- Memory consistency modelling using Alloy☆28Updated 3 years ago
- Repository for the tools and non-commercial data used for the "Accelerator wall" paper.☆47Updated 5 years ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 7 years ago
- Towards Hardware and Software Continuous Integration☆13Updated 4 years ago
- Manythread RISC-V overlay for FPGA clusters☆35Updated 2 years ago
- ☆25Updated last month