BerkeleyHCI / PolymorphicBlocksLinks
A work-in-progress board-level hardware description language (HDL) providing design automation through generators and block polymorphism.
☆86Updated last week
Alternatives and similar repositories for PolymorphicBlocks
Users that are interested in PolymorphicBlocks are comparing it to the libraries listed below
Sorting:
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆146Updated last week
- ☆58Updated 8 months ago
- Silicon Layout Wizard☆193Updated 4 months ago
- Use python for designing circuits (experimental) (deprecated in favor of https://electron-lang.org)☆62Updated 3 years ago
- Hardware Design Tool - Mixed Signal Simulation with Verilog☆89Updated last year
- JITX Open Components Database☆66Updated this week
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆112Updated last year
- Ultimate ECP5 development board☆115Updated 6 years ago
- Support files for participating in a Fomu workshop☆168Updated last year
- mantle library☆44Updated 3 years ago
- Web-based HDL diagramming tool☆82Updated 2 years ago
- PCB Design Language: A programming way to design schematics.☆185Updated 4 years ago
- Simple and SCM-friendly KiCad file parser based on Python dataclasses for KiCad 6.0 and up.☆116Updated last year
- ☆89Updated 3 months ago
- ☆37Updated last year
- System on Chip toolkit for Amaranth HDL☆98Updated last year
- End-to-end synthesis and P&R toolchain☆94Updated last month
- A modern schematic entry and simulation program☆80Updated this week
- Documenting the Lattice ECP5 bit-stream format.☆58Updated 2 years ago
- A mixed signal netlist language (pre-alpha)☆61Updated 7 years ago
- experimental procedural PCB layout program☆252Updated last week
- ☆30Updated 5 years ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆45Updated 8 months ago
- iCEBreaker Workshop☆143Updated last year
- ☆39Updated 2 months ago
- My own FPGA architecture simulated in VHDL, realized with 7400-logic on PCB.☆47Updated last year
- Small footprint and configurable embedded FPGA logic analyzer☆198Updated this week
- VHDL to Discrete Logic on PCB Flow☆124Updated last year
- User-friendly explanation of Yosys options☆113Updated 4 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆111Updated last month