Alternatives and similar repositories for LTspice-cli

Users that are interested in LTspice-cli are comparing it to the libraries listed below

• donghoonpark / ltspice_pytool
  Spice data analysis tool for python
  ☆120Updated 2 years ago
• capn-freako / PyBERT
  Serial communication link bit error rate tester simulator, written in Python.
  ☆120Updated this week
• nunobrum / spicelib
  Python library to interact with spice simulators such as LTSpice, QSPICE, NGSpice and others.
  ☆101Updated this week
• Nubis-Communications / SignalIntegrity
  Python tools for signal integrity applications
  ☆165Updated this week
• nkrackow / SingularitySurfer-FPGA-Lock-In-Amplifier
  Repository for the development of an FPGA based DSP Lock-In Amplifier
  ☆71Updated 2 years ago
• Koheron / koheron-sdk
  SDK for FPGA / Linux Instruments
  ☆107Updated this week
• nunobrum / PyLTSpice
  Set of tools to interact with LTSpice. See README file for more information.
  ☆269Updated 3 months ago
• Isotel / mixedsim
  Hardware Design Tool - Mixed Signal Simulation with Verilog
  ☆89Updated last year
• FMCHUB / Lib_Altium
  Altium Designer libraries for ANSI/VITA 57 FPGA Mezzanine Card (FMC) Standard
  ☆45Updated 4 years ago
• Qorvo / PyQSPICE
  Python Interface for QSPICE
  ☆44Updated last year
• madamic / zynq_tdc
  A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC
  ☆70Updated 4 years ago
• Open-RFlab / octave-openems-hll
  openEMS High-level layer
  ☆19Updated 10 months ago
• wulffern / aicex
  Files for Advanced Integrated Circuits
  ☆36Updated 2 weeks ago
• wulffern / aic2025
  Advanced Integrated Circuits 2025
  ☆11Updated 2 months ago
• RedPitaya / RedPitaya-FPGA
  Repository for FPGA projects
  ☆61Updated 2 months ago
• Qucs / ADMS
  ADMS is a code generator for some of Verilog-A
  ☆103Updated 3 years ago
• apotocnik / redpitaya_guide
  Collections of guides and projects related to testing RedPitaya
  ☆58Updated 6 years ago
• LubomirJagos42 / FreeCAD-OpenEMS-Export
  Simple GUI plugin for FreeCAD to export current model for EM simulation in OpenEMS
  ☆58Updated this week
• dwarning / VA-Models
  Verilog-A simulation models
  ☆91Updated 3 months ago
• Open-RFlab / Open-RFlab
  RF electronics engineering ecosystem
  ☆32Updated 3 years ago
• ggventurini / python-deltasigma
  A port of the MATLAB Delta Sigma Toolbox based on free software and very little sleep
  ☆94Updated 3 years ago
• davemuscle / sigma_delta_converters
  Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components
  ☆76Updated 3 years ago
• chennakeshavadasa / Low-dropout-Voltage-Regulator-LDO-using-SKY130PDK
  Design of LDO using open source SKY130PDK
  ☆13Updated last year
• lvillasen / RedPitaya-Hello-World-FPGA
  Simple projects for the RedPitaya board that illustrate the use of standard IPs from Vivado in combination with modules written in Verilo…
  ☆17Updated 5 months ago
• wulffern / aic2023
  Advanced integrated circuits 2023
  ☆32Updated last year
• ignamv / ngspyce
  Python bindings for ngspice simulation engine
  ☆71Updated 5 years ago
• alex123go / RedPitaya_Acquisition
  Transform the Red Pitaya in an acquisition card
  ☆35Updated 4 years ago
• ipbus / ipbus-firmware
  Firmware that implements a reliable high-performance control link for particle physics electronics, based on the IPbus protocol
  ☆43Updated last month
• matthuszagh / pyems
  High-level python interface to OpenEMS with automatic mesh generation
  ☆95Updated last year
• amuramatsu / dwf
  Digilent's DWF library wrapper for python
  ☆56Updated 5 years ago