Alternatives and similar repositories for LTspice-cli:

Users that are interested in LTspice-cli are comparing it to the libraries listed below

• nkrackow / SingularitySurfer-FPGA-Lock-In-Amplifier
  Repository for the development of an FPGA based DSP Lock-In Amplifier
  ☆58Updated last year
• donghoonpark / ltspice_pytool
  Spice data analysis tool for python
  ☆112Updated last year
• mbalestrini / gdsiistl
  Converts GDSII files to STL files.
  ☆36Updated last year
• wulffern / cicsim
  Custom IC Creator Simulation tools
  ☆12Updated 2 weeks ago
• wulffern / aic2023
  Advanced integrated circuits 2023
  ☆29Updated 10 months ago
• Nubis-Communications / SignalIntegrity
  Python tools for signal integrity applications
  ☆138Updated this week
• capn-freako / PyBERT
  Serial communication link bit error rate tester simulator, written in Python.
  ☆102Updated 2 months ago
• sinara-hw / RFSOC-AMC
  AMC module with Xilinx RF-SoC and two analog front-end mezzanines for SDR and quantum applications
  ☆38Updated 2 years ago
• Koheron / koheron-sdk
  SDK for FPGA / Linux Instruments
  ☆100Updated last month
• ignamv / ngspyce
  Python bindings for ngspice simulation engine
  ☆66Updated 4 years ago
• quartiq / redpid
  migen + misoc + redpitaya = digital servo
  ☆36Updated 6 years ago
• yrrapt / caravel_amsat_txrx_ic
  ☆30Updated 3 years ago
• FMCHUB / Lib_Altium
  Altium Designer libraries for ANSI/VITA 57 FPGA Mezzanine Card (FMC) Standard
  ☆42Updated 3 years ago
• tclarke / sky130radio
  components and examples for creating radio ICs using the open skywater 130nm PDK
  ☆18Updated 4 years ago
• Isotel / mixedsim
  Hardware Design Tool - Mixed Signal Simulation with Verilog
  ☆76Updated last month
• dreoilin / pygmid
  A python3 gm/ID starter kit
  ☆44Updated 4 months ago
• Lenty / SLiCAP_python
  Open-source version of SLiCAP, implemented in python
  ☆35Updated last month
• awmlee / red_pitaya_streaming_client_python
  ☆11Updated 10 months ago
• davemuscle / sigma_delta_converters
  Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components
  ☆59Updated 2 years ago
• esynr3z / adc-eval
  📊 Tools collection (NumPy + Matplotlib based) to do spectral analysis and calculate the key performance parameters of an ADC
  ☆19Updated last year
• ACMmodel / MOSFET_model
  A simple MOSFET model with only 5-DC-parameters for circuit simulation
  ☆39Updated 6 months ago
• KenKundert / flicker-noise
  How to correctly write a flicker-noise model for RF simulation.
  ☆19Updated last year
• dwarning / VA-Models
  Verilog-A simulation models
  ☆62Updated last week
• bmurmann / Ngspice-on-Colab
  Sandbox for experimenting with Ngspice and open PDKs in Google Colab
  ☆22Updated 7 months ago
• chennakeshavadasa / Low-dropout-Voltage-Regulator-LDO-using-SKY130PDK
  Design of LDO using open source SKY130PDK
  ☆10Updated 4 months ago
• westonb / open-pmic
  A current mode buck converter on the SKY130 PDK
  ☆26Updated 3 years ago
• iic-jku / osic-multitool
  JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.
  ☆56Updated 2 months ago
• ADC-TEAM2020 / avsdadc_3v3
  This repository will maintain simulation files, layout files and other relevant files on the SAR ADC worked on in the VSD Summer Online I…
  ☆19Updated 4 years ago
• matthuszagh / pyems
  High-level python interface to OpenEMS with automatic mesh generation
  ☆85Updated 6 months ago