Alternatives and similar repositories for Artix-7-HDMI-processing

Users that are interested in Artix-7-HDMI-processing are comparing it to the libraries listed below

• hamsternz / DisplayPort_Verilog
  A Verilog implementation of DisplayPort protocol for FPGAs
  ☆249Updated 6 years ago
• cliffordwolf / SimpleVOut
  A Simple FPGA Core for Creating VGA/DVI/HDMI/OpenLDI Signals
  ☆238Updated 6 years ago
• projf / display_controller
  FPGA display controller with support for VGA, DVI, and HDMI.
  ☆228Updated 5 years ago
• avakar / usbcorev
  A full-speed device-side USB peripheral core written in Verilog.
  ☆231Updated 2 years ago
• hamsternz / FPGA_DisplayPort
  An implementation of DisplayPort protocol for FPGAs
  ☆289Updated 9 years ago
• hdl4fpga / hdl4fpga
  VHDL library 4 FPGAs
  ☆179Updated this week
• enjoy-digital / usb3_pipe
  USB3 PIPE interface for Xilinx 7-Series
  ☆215Updated 3 years ago
• yol / ethernet_mac
  Tri-mode (10/100/1000) full-duplex FPGA ethernet MAC in VHDL
  ☆168Updated last year
• ultraembedded / core_dvi_framebuffer
  Minimal DVI / HDMI Framebuffer
  ☆81Updated 4 years ago
• FPGAwars / FPGA-peripherals
  Collection of open-source peripherals in Verilog
  ☆177Updated 3 years ago
• ultraembedded / core_usb_cdc
  Basic USB-CDC device core (Verilog)
  ☆78Updated 4 years ago
• nullobject / sdram-fpga
  A FPGA core for a simple SDRAM controller.
  ☆118Updated 3 years ago
• davidthings / tinyfpga_bx_usbserial
  USB Serial on the TinyFPGA BX
  ☆136Updated 3 years ago
• ldoolitt / vhd2vl
  ☆132Updated 5 months ago
• ZipCPU / autofpga
  A utility for Composing FPGA designs from Peripherals
  ☆179Updated 5 months ago
• ZipCPU / openarty
  An Open Source configuration of the Arty platform
  ☆130Updated last year
• ZipCPU / wbscope
  A wishbone controlled scope for FPGA's
  ☆82Updated last year
• mczerski / SD-card-controller
  WISHBONE SD Card Controller IP Core
  ☆122Updated 2 years ago
• analogdevicesinc / fpgahdl_xilinx
  (RETIRED see https://github.com/analogdevicesinc/hdl instead) FPGA interface reference designs for Analog Devices mixed signal IC product…
  ☆89Updated 6 years ago
• esynr3z / proto245
  🔴 SystemVerilog FPGA cores to communicate with FTDI Synchronous/Asynchronous FIFOs (FT245 protocol)
  ☆43Updated 3 years ago
• alexforencich / verilog-wishbone
  Verilog wishbone components
  ☆115Updated last year
• Avnet / hdl
  ☆111Updated 2 months ago
• xesscorp / VHDL_Lib
  Library of VHDL components that are useful in larger designs.
  ☆235Updated last year
• ulixxe / usb_cdc
  Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs
  ☆169Updated last year
• CospanDesign / nysa-sata
  ☆85Updated 8 years ago
• ZipCPU / wbuart32
  A simple, basic, formally verified UART controller
  ☆303Updated last year
• daveshah1 / DSITx
  MIPI DSI transmitter core for Xilinx FPGAs (work in progress)
  ☆83Updated 8 years ago
• ATaylorCEngFIET / MicroZed-Chronicles
  Source code from the MicroZed Chronicles blog hosted by Xcell Daily Blog
  ☆191Updated 6 years ago
• skatanik / dsi_controller
  MIPI DSI controller
  ☆75Updated 2 years ago
• hdl-util / sdram-controller
  Generic FPGA SDRAM controller, originally made for AS4C4M16SA
  ☆80Updated 4 years ago