andreamerello / linux-zynq-stableLinks
Fork of linux-stable.git with my patches for zynq-based boards (Zed, Z-Turn MYIR..)
☆16Updated 6 years ago
Alternatives and similar repositories for linux-zynq-stable
Users that are interested in linux-zynq-stable are comparing it to the libraries listed below
Sorting:
- Open Source ZYNQ Board☆31Updated 10 years ago
- The repository with my simple Z-turn examples, to be used as templates for more serious project☆18Updated 7 months ago
- I2C controller core☆16Updated 3 years ago
- Xilinx 7-series FTDI-FPGA interface through JTAG with 125 us roundtrip latency☆19Updated 6 years ago
- Open Hardware Zynq System on Module☆30Updated 10 years ago
- A collection of portable hardware modules☆27Updated 10 years ago
- A KiCad wizard to assist you in making footprints for chips having pins around the edges (SOICs, QFPs, etc.) and ball grid arrays (BGAs)☆37Updated 6 years ago
- Sample minimal Vivado project for Parallella FPGA☆45Updated 9 years ago
- ☆65Updated 12 years ago
- Eclipse based IDE for RISC-V bare metal software development.☆20Updated 6 years ago
- Flexible Byte transport protocol for bus bridging CPUs to FPGAs over UART,SPI,SERDES physical interfaces☆35Updated last year
- ZPUino HDL implementation☆90Updated 7 years ago
- released krtkl schematics☆57Updated 7 years ago
- Migrated to Codeberg☆94Updated 8 years ago
- ICE40 FPGA Cape for Beaglebone☆52Updated 5 years ago
- Simple but Small Frame Grabber☆38Updated 4 years ago
- SPI core☆14Updated 6 years ago
- Simple C snippet to transfer DMA memory with scatter/gather on a Zynq 7020☆56Updated 8 years ago
- XVCD implementation for ANITA. Note that "ftdi_xvc_core.c" is a generic libftdi-based MPSSE XVC handler, and is awesome.☆18Updated 5 years ago
- ☆42Updated 5 years ago
- Using the TinyFPGA BX USB code in user designs☆51Updated 6 years ago
- Fork of OpenVeriFla - FPGA debugging logic analyzer to use with your designs - examples (so far) for ice40/IceStorm☆34Updated 7 years ago
- LIB:Library for interacting with an FPGA over USB☆85Updated 4 years ago
- Implementation of a SDRAM controller in MyHDL (http://www.myhdl.org/)☆21Updated 9 years ago
- USB Full-Speed/Hi-Speed Device Controller core for FPGA☆32Updated 5 years ago
- A Python implementation of the Interchangeable Virtual Instrument standard.☆55Updated 5 years ago
- FPGArduino source☆70Updated 6 years ago
- ☆18Updated 5 years ago
- DVI to LVDS Verilog converter☆25Updated 9 years ago
- Xilinx Virtual Cable Daemon☆20Updated 6 years ago