andreamerello / linux-zynq-stableLinks
Fork of linux-stable.git with my patches for zynq-based boards (Zed, Z-Turn MYIR..)
☆16Updated 5 years ago
Alternatives and similar repositories for linux-zynq-stable
Users that are interested in linux-zynq-stable are comparing it to the libraries listed below
Sorting:
- Open Source ZYNQ Board☆31Updated 9 years ago
- The repository with my simple Z-turn examples, to be used as templates for more serious project☆17Updated 2 months ago
- Example designs for the Spartan7 "S7 Mini" FPGA board☆28Updated 6 years ago
- Connecting FPGA and MCU using Ethernet RMII☆23Updated 9 years ago
- FPGA development in PlatformIO, using the Icestorm opensource toolchain☆21Updated 8 years ago
- A breakout board for FPGA Mezzanine Card (FMC) Low-pin count connectors.☆19Updated 6 years ago
- A ZipCPU based demonstration of the MAX1000 FPGA board☆22Updated 4 years ago
- A collection of portable hardware modules☆27Updated 9 years ago
- Xilinx 7-series FTDI-FPGA interface through JTAG with 125 us roundtrip latency☆18Updated 6 years ago
- A KiCad wizard to assist you in making footprints for chips having pins around the edges (SOICs, QFPs, etc.) and ball grid arrays (BGAs)☆38Updated 6 years ago
- I2C controller core☆16Updated 3 years ago
- Open Hardware Zynq System on Module☆29Updated 9 years ago
- ☆20Updated 3 years ago
- Sending UDP packets out over a Gigabit PHY with an FPGA.☆42Updated 9 years ago
- ☆17Updated 4 years ago
- Freecores website☆19Updated 8 years ago
- This is a Verilog module to interface with WS2812-based LED strips.☆25Updated 5 years ago
- ICE40 FPGA Cape for Beaglebone☆51Updated 4 years ago
- WISHBONE Builder☆14Updated 8 years ago
- ChipTools is a utility to automate FPGA build and verification☆24Updated 3 years ago
- ZPUino HDL implementation☆90Updated 6 years ago
- FPGArduino source☆68Updated 6 years ago
- released krtkl schematics☆57Updated 6 years ago
- ☆51Updated 2 years ago
- Altium Designer libraries for ANSI/VITA 57 FPGA Mezzanine Card (FMC) Standard☆43Updated 3 years ago
- Small footprint and configurable JESD204B core☆44Updated last month
- Simple AMP Running Linux and Bare-Metal System on Both Zynq SoC Processors☆22Updated 9 years ago
- Small footprint and configurable Inter-Chip communication cores☆59Updated last month
- Eclipse based IDE for RISC-V bare metal software development.☆18Updated 5 years ago
- A Grako-based parser for IEEE 1149.1 Boundary-Scan Description Language (BSDL) files☆25Updated 4 years ago