andreamerello / linux-zynq-stableLinks
Fork of linux-stable.git with my patches for zynq-based boards (Zed, Z-Turn MYIR..)
☆16Updated 6 years ago
Alternatives and similar repositories for linux-zynq-stable
Users that are interested in linux-zynq-stable are comparing it to the libraries listed below
Sorting:
- Open Source ZYNQ Board☆31Updated 10 years ago
- The repository with my simple Z-turn examples, to be used as templates for more serious project☆18Updated 9 months ago
- released krtkl schematics☆58Updated 7 years ago
- Eclipse based IDE for RISC-V bare metal software development.☆20Updated 6 years ago
- ZPUino HDL implementation☆91Updated 7 years ago
- DVI to LVDS Verilog converter☆25Updated 9 years ago
- A collection of portable hardware modules☆27Updated 10 years ago
- SDK for FPGA / Linux Instruments☆108Updated 2 weeks ago
- This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project th…☆72Updated 8 years ago
- A Python implementation of the Interchangeable Virtual Instrument standard.☆55Updated 5 years ago
- ☆65Updated 12 years ago
- Xilinx 7-series FTDI-FPGA interface through JTAG with 125 us roundtrip latency☆20Updated 6 years ago
- FPGArduino source☆70Updated 6 years ago
- Sample minimal Vivado project for Parallella FPGA☆45Updated 9 years ago
- ☆18Updated 5 years ago
- Migrated to Codeberg☆95Updated 8 years ago
- Axiom Alpha prototype hardware source files (electronic schematics, documentation, PCB layouts, etc.)☆22Updated 11 years ago
- migen + misoc + redpitaya = digital servo☆41Updated 7 years ago
- verilog core for ws2812 leds☆35Updated 4 years ago
- ICE40 FPGA Cape for Beaglebone☆52Updated 5 years ago
- Fork of OpenVeriFla - FPGA debugging logic analyzer to use with your designs - examples (so far) for ice40/IceStorm☆35Updated 7 years ago
- Hostmot2 FPGA code for SoC/FPGA platforms from Altera and Xilinx☆32Updated 2 years ago
- Xilinx Virtual Cable Daemon☆20Updated 6 years ago
- DPLL for phase-locking to 1PPS signal☆34Updated 9 years ago
- ☆22Updated 10 years ago
- ☆43Updated 5 years ago
- A Grako-based parser for IEEE 1149.1 Boundary-Scan Description Language (BSDL) files☆26Updated 5 months ago
- CAN Protocol Controller☆41Updated 11 years ago
- Lattice iCE40 FPGA experiments - Work in progress☆106Updated 4 years ago
- A lightweight Controller Area Network (CAN) controller in VHDL☆30Updated last year