andreamerello / linux-zynq-stableLinks
Fork of linux-stable.git with my patches for zynq-based boards (Zed, Z-Turn MYIR..)
☆16Updated 6 years ago
Alternatives and similar repositories for linux-zynq-stable
Users that are interested in linux-zynq-stable are comparing it to the libraries listed below
Sorting:
- Open Source ZYNQ Board☆31Updated 10 years ago
- Open Hardware Zynq System on Module☆30Updated 10 years ago
- The repository with my simple Z-turn examples, to be used as templates for more serious project☆18Updated 5 months ago
- A KiCad wizard to assist you in making footprints for chips having pins around the edges (SOICs, QFPs, etc.) and ball grid arrays (BGAs)☆37Updated 6 years ago
- A Python implementation of the Interchangeable Virtual Instrument standard.☆55Updated 5 years ago
- Migrated to Codeberg☆92Updated 8 years ago
- Eclipse based IDE for RISC-V bare metal software development.☆19Updated 5 years ago
- Flexible Byte transport protocol for bus bridging CPUs to FPGAs over UART,SPI,SERDES physical interfaces☆36Updated 10 months ago
- Xilinx 7-series FTDI-FPGA interface through JTAG with 125 us roundtrip latency☆18Updated 6 years ago
- XVCD implementation for ANITA. Note that "ftdi_xvc_core.c" is a generic libftdi-based MPSSE XVC handler, and is awesome.☆18Updated 5 years ago
- Xilinx Virtual Cable Daemon☆20Updated 5 years ago
- ICE40 FPGA Cape for Beaglebone☆52Updated 5 years ago
- A collection of portable hardware modules☆27Updated 10 years ago
- Simple C snippet to transfer DMA memory with scatter/gather on a Zynq 7020☆55Updated 8 years ago
- Implementation of a SDRAM controller in MyHDL (http://www.myhdl.org/)☆21Updated 9 years ago
- Fork of OpenVeriFla - FPGA debugging logic analyzer to use with your designs - examples (so far) for ice40/IceStorm☆34Updated 6 years ago
- Sample minimal Vivado project for Parallella FPGA☆44Updated 9 years ago
- Freecores website☆19Updated 8 years ago
- released krtkl schematics☆57Updated 7 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆62Updated 6 years ago
- A Grako-based parser for IEEE 1149.1 Boundary-Scan Description Language (BSDL) files☆26Updated last month
- ZPUino HDL implementation☆90Updated 7 years ago
- Using the TinyFPGA BX USB code in user designs☆51Updated 6 years ago
- Wishbone controlled I2C controllers☆53Updated 10 months ago
- Wi-Fi enabled XVC programmer/debugger based on ESP8266☆12Updated 10 years ago
- ICE40 8K FPGA / STM32F4 development system☆61Updated 8 years ago
- SPI core☆14Updated 5 years ago
- A simple script to build open-source FPGA tools.