andreamerello / linux-zynq-stable
Fork of linux-stable.git with my patches for zynq-based boards (Zed, Z-Turn MYIR..)
☆16Updated 5 years ago
Related projects: ⓘ
- Open Source ZYNQ Board☆30Updated 9 years ago
- The repository with my simple Z-turn examples, to be used as templates for more serious project☆16Updated 6 years ago
- Altium PCB project for the Titan PCI Express development card. This card uses the Lattice ECP5 FPGA.☆19Updated 9 years ago
- Connecting FPGA and MCU using Ethernet RMII☆22Updated 8 years ago
- The Numato Opsis board is the first fully open source HDMI2USB board.☆12Updated 9 years ago
- Example designs for the Spartan7 "S7 Mini" FPGA board☆27Updated 5 years ago
- released krtkl schematics☆56Updated 6 years ago
- A collection of portable hardware modules☆26Updated 8 years ago
- ICE40 FPGA Cape for Beaglebone☆49Updated 4 years ago
- Analog Hardware Hands on Design Labs and Modelling using SPICE Tools (NI Multisim, LTSpice)☆22Updated 5 years ago
- A Grako-based parser for IEEE 1149.1 Boundary-Scan Description Language (BSDL) files☆24Updated 3 years ago
- Open Hardware Zynq System on Module☆25Updated 9 years ago
- iCE40 floorplan viewer☆24Updated 6 years ago
- CRUVI Standard Specifications☆17Updated 4 months ago
- Xilinx 7-series FTDI-FPGA interface through JTAG with 125 us roundtrip latency☆18Updated 5 years ago
- ☆19Updated 2 years ago
- A breakout board for FPGA Mezzanine Card (FMC) Low-pin count connectors.☆19Updated 5 years ago
- A KiCad wizard to assist you in making footprints for chips having pins around the edges (SOICs, QFPs, etc.) and ball grid arrays (BGAs)☆37Updated 5 years ago
- Small footprint and configurable JESD204B core☆39Updated 3 months ago
- Sample minimal Vivado project for Parallella FPGA☆42Updated 8 years ago
- ☆40Updated 4 years ago
- Zynq project to interface OV2640 camera module☆16Updated 8 years ago
- PMOD boards for ULX3S☆39Updated last year
- Hostmot2 FPGA code for SoC/FPGA platforms from Altera and Xilinx☆30Updated 10 months ago
- verilog core for ws2812 leds☆29Updated 2 years ago
- ZPUino HDL implementation☆88Updated 6 years ago
- Implementation of a SDRAM controller in MyHDL (http://www.myhdl.org/)☆20Updated 8 years ago
- Fork of OpenVeriFla - FPGA debugging logic analyzer to use with your designs - examples (so far) for ice40/IceStorm☆31Updated 5 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆58Updated 5 years ago
- Eclipse based IDE for RISC-V bare metal software development.☆19Updated 4 years ago
- FPGA development in PlatformIO, using the Icestorm opensource toolchain☆21Updated 7 years ago