andreamerello / linux-zynq-stable
Fork of linux-stable.git with my patches for zynq-based boards (Zed, Z-Turn MYIR..)
☆16Updated 5 years ago
Alternatives and similar repositories for linux-zynq-stable:
Users that are interested in linux-zynq-stable are comparing it to the libraries listed below
- The repository with my simple Z-turn examples, to be used as templates for more serious project☆17Updated this week
- Open Hardware Zynq System on Module☆29Updated 9 years ago
- Open Source ZYNQ Board☆31Updated 9 years ago
- I2C controller core☆16Updated 2 years ago
- Connecting FPGA and MCU using Ethernet RMII☆23Updated 9 years ago
- Freecores website☆19Updated 8 years ago
- released krtkl schematics☆57Updated 6 years ago
- Fork of OpenVeriFla - FPGA debugging logic analyzer to use with your designs - examples (so far) for ice40/IceStorm☆33Updated 6 years ago
- ☆17Updated 4 years ago
- ☆19Updated 4 years ago
- A KiCad wizard to assist you in making footprints for chips having pins around the edges (SOICs, QFPs, etc.) and ball grid arrays (BGAs)☆37Updated 5 years ago
- iCE40 floorplan viewer☆24Updated 6 years ago
- ZPUino HDL implementation☆90Updated 6 years ago
- Sample minimal Vivado project for Parallella FPGA☆42Updated 8 years ago
- Simple C snippet to transfer DMA memory with scatter/gather on a Zynq 7020☆54Updated 8 years ago
- Eclipse based IDE for RISC-V bare metal software development.☆18Updated 5 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆53Updated 2 years ago
- FPGA implementation of DSITx (single lane) used in conjunction with ipod nano 7th gen display☆20Updated 7 years ago
- Absolute encoder VHDL core☆20Updated 8 years ago
- ChipTools is a utility to automate FPGA build and verification☆24Updated 3 years ago
- Small footprint and configurable JESD204B core☆42Updated this week
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 5 years ago
- Xilinx 7-series FTDI-FPGA interface through JTAG with 125 us roundtrip latency☆18Updated 5 years ago
- ☆20Updated 2 years ago
- Simple AMP Running Linux and Bare-Metal System on Both Zynq SoC Processors☆20Updated 9 years ago
- This is a Verilog module to interface with WS2812-based LED strips.☆25Updated 5 years ago
- DPLL for phase-locking to 1PPS signal☆32Updated 8 years ago
- A breakout board for FPGA Mezzanine Card (FMC) Low-pin count connectors.☆19Updated 6 years ago
- artix-7 PCIe dev board☆26Updated 7 years ago
- Xilinx Virtual Cable Daemon☆20Updated 5 years ago