andreamerello / linux-zynq-stableLinks
Fork of linux-stable.git with my patches for zynq-based boards (Zed, Z-Turn MYIR..)
☆16Updated 6 years ago
Alternatives and similar repositories for linux-zynq-stable
Users that are interested in linux-zynq-stable are comparing it to the libraries listed below
Sorting:
- Open Source ZYNQ Board☆31Updated 10 years ago
- ZPUino HDL implementation☆90Updated 7 years ago
- A collection of portable hardware modules☆27Updated 9 years ago
- Eclipse based IDE for RISC-V bare metal software development.☆19Updated 5 years ago
- Open Hardware Zynq System on Module☆30Updated 10 years ago
- I2C controller core☆16Updated 3 years ago
- STM32 + FPGA☆27Updated 9 years ago
- A KiCad wizard to assist you in making footprints for chips having pins around the edges (SOICs, QFPs, etc.) and ball grid arrays (BGAs)☆38Updated 6 years ago
- ICE40 FPGA Cape for Beaglebone☆52Updated 5 years ago
- Flexible Byte transport protocol for bus bridging CPUs to FPGAs over UART,SPI,SERDES physical interfaces☆36Updated 9 months ago
- FPGArduino source☆69Updated 6 years ago
- SPI core☆14Updated 5 years ago
- LIB:Library for interacting with an FPGA over USB☆85Updated 4 years ago
- ChipTools is a utility to automate FPGA build and verification☆24Updated 3 years ago
- released krtkl schematics☆57Updated 7 years ago
- ☆65Updated 11 years ago
- The repository with my simple Z-turn examples, to be used as templates for more serious project☆18Updated 4 months ago
- Xilinx Virtual Cable Daemon☆20Updated 5 years ago
- Fork of OpenVeriFla - FPGA debugging logic analyzer to use with your designs - examples (so far) for ice40/IceStorm☆33Updated 6 years ago
- A Python implementation of the Interchangeable Virtual Instrument standard.☆55Updated 5 years ago
- Xilinx 7-series FTDI-FPGA interface through JTAG with 125 us roundtrip latency☆18Updated 6 years ago
- Simple AMP Running Linux and Bare-Metal System on Both Zynq SoC Processors☆22Updated 9 years ago
- DVI to LVDS Verilog converter☆24Updated 9 years ago
- Hostmot2 FPGA code for SoC/FPGA platforms from Altera and Xilinx☆32Updated last year
- ☆65Updated 9 years ago
- Collection of hardware description languages writings and code snippets☆27Updated 10 years ago
- Small footprint and configurable Inter-Chip communication cores☆60Updated 2 months ago
- The CAT Board is a Raspberry Pi HAT with a Lattice iCE40HX FPGA.☆61Updated last year
- ☆41Updated 5 years ago
- Axiom Alpha prototype hardware source files (electronic schematics, documentation, PCB layouts, etc.)☆23Updated 11 years ago