yonseicasl / KiteLinks
Kite: Architecture Simulator for RISC-V Instruction Set
☆20Updated 11 months ago
Alternatives and similar repositories for Kite
Users that are interested in Kite are comparing it to the libraries listed below
Sorting:
- DHLS (Dynamic High-Level Synthesis) compiler based on MLIR☆155Updated this week
- Unit tests generator for RVV 1.0☆98Updated last month
- Chisel RISC-V Vector 1.0 Implementation☆123Updated 2 months ago
- Fast and accurate DRAM power and energy estimation tool☆188Updated 2 months ago
- RISC-V Assembly code assembler package for Python.☆53Updated 2 years ago
- ☆204Updated last month
- Ramulator 2.0 is a modern, modular, extensible, and fast cycle-accurate DRAM simulator. It provides support for agile implementation and …☆464Updated 2 months ago
- A teaching-focused RISC-V CPU design used at UC Davis☆150Updated 2 years ago
- Open-source RTL logic simulator with CUDA acceleration☆243Updated 2 months ago
- Ariane is a 6-stage RISC-V CPU☆151Updated 6 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆45Updated 11 months ago
- Exercises for exploring the Fibertree, Timeloop and Accelergy tools☆110Updated 8 months ago
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆174Updated last week
- Simple demonstration of using the RISC-V Vector extension☆49Updated last year
- ☆230Updated last year
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆205Updated this week
- FGPU is a soft GPU-like architecture for FPGAs. It is described in VHDL, fully customizable, and can be programmed using OpenCL.☆62Updated last year
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆137Updated 3 weeks ago
- ☆65Updated 7 months ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆127Updated last week
- This repo includes XiangShan's function units☆28Updated 2 weeks ago
- RISC-V Packed SIMD Extension☆153Updated last month
- DNN Compiler for Heterogeneous SoCs☆57Updated this week
- Lab assignments for the Agile Hardware Design course☆17Updated last month
- DRAM Bender is the first open source DRAM testing infrastructure that can be used to easily and comprehensively test state-of-the-art HBM…☆103Updated 4 months ago
- This is a verilog implementation of 4x4 systolic array multiplier☆70Updated 5 years ago
- SimpleScalar version 3.0 (official repository)☆54Updated 2 years ago
- ☆60Updated 7 months ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆79Updated this week
- FSA: Fusing FlashAttention within a Single Systolic Array☆70Updated 4 months ago