Alternatives and similar repositories for Kite

Users that are interested in Kite are comparing it to the libraries listed below

• riscv-admin / graphics
  Graphics SIG organizational information
  ☆39Updated last year
• intel / fpga-npu
  ☆197Updated last year
• brucehoult / rvv_example
  Simple demonstration of using the RISC-V Vector extension
  ☆46Updated last year
• metastableB / RISCV-RV32I-Assembler
  A simple, easily extendable, RISCV assembler for the RV32I subset in Python.
  ☆28Updated last year
• mausimus / rvcc
  Standalone C compiler for RISC-V and ARM
  ☆87Updated last year
• sylefeb / tinygpus
  TinyGPUs, making graphics hardware for 1990s games
  ☆148Updated 4 months ago
• tenstorrent / riscv-ocelot
  Ocelot: The Berkeley Out-of-Order Machine With V-EXT support
  ☆171Updated this week
• Xilinx / mlir-aie
  An MLIR-based toolchain for AMD AI Engine-enabled devices.
  ☆442Updated this week
• 9oelM / risc-v-web-simulator
  Yet another RISC-V Simulator on the web, running on Webassembly! https://riscv.vercel.app/
  ☆37Updated last year
• vortexgpgpu / skybox
  Vortex Graphics
  ☆81Updated 9 months ago
• CMU-SAFARI / ramulator
  A Fast and Extensible DRAM Simulator, with built-in support for modeling many different DRAM technologies including DDRx, LPDDRx, GDDRx, …
  ☆643Updated last year
• riscv / riscv-p-spec
  RISC-V Packed SIMD Extension
  ☆150Updated last year
• emilbiju / emil-risc-v
  32 bit RISC-V CPU implementation in Verilog
  ☆31Updated 3 years ago
• bucaps / marss-riscv
  TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems
  ☆154Updated 3 years ago
• lowRISC / ariane
  Ariane is a 6-stage RISC-V CPU
  ☆141Updated 5 years ago
• openhwgroup / core-v-cores
  CORE-V Family of RISC-V Cores
  ☆280Updated 5 months ago
• thinkoco / de10-nano-riscv
  A RISC-V SoC ( Hbird e203 ) on Terasic DE10-Nano
  ☆37Updated 4 years ago
• noteed / riscv-hello-asm
  Bare metal RISC-V assembly hello world
  ☆57Updated 3 years ago
• JulianKemmerer / PipelineC-Graphics
  Graphics demos
  ☆110Updated last year
• rafaelcalcada / rvx
  RISC-V microcontroller IP core developed in Verilog
  ☆175Updated 3 months ago
• MPSLab-ASU / ML-Accelerators
  Topics in Machine Learning Accelerator Design
  ☆78Updated 2 years ago
• hughperkins / cpu-tutorial
  Tutorial on building your own CPU, in Verilog
  ☆34Updated 3 years ago
• kcelebi / riscv-assembler
  RISC-V Assembly code assembler package for Python.
  ☆52Updated 2 years ago
• avl-bsuir / rv64x-base
  Open source GPU extension for RISC-V
  ☆58Updated 4 years ago
• AZHenley / riscv-parser
  Basis of a RISC-V parser to be used for linters or assemblers.
  ☆48Updated 3 years ago
• lightcode / 8bit-computer
  A simple 8-bit computer build in Verilog.
  ☆63Updated last month
• johnwinans / rvalp
  RISC-V Assembly Language Programming
  ☆235Updated 11 months ago
• hughperkins / VeriGPU
  OpenSource GPU, in Verilog, loosely based on RISC-V ISA
  ☆1,045Updated 8 months ago
• ash-olakangal / RISC-V-Processor
  Verilog implementation of multi-stage 32-bit RISC-V processor
  ☆115Updated 4 years ago
• pulp-platform / snitch
  ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!
  ☆225Updated last year