Alternatives and similar repositories for riscv-parser

Users that are interested in riscv-parser are comparing it to the libraries listed below

• fwsGonzo / bigassm
  Assemble 128-bit RISC-V
  ☆45Updated last year
• mausimus / rvcc
  Standalone C compiler for RISC-V and ARM
  ☆87Updated last year
• alexfru / regal86
  Register Allocator for 8086
  ☆75Updated last year
• TotallyGamerJet / limine-barebones-golang
  ☆12Updated 8 months ago
• noteed / riscv-hello-asm
  Bare metal RISC-V assembly hello world
  ☆57Updated 3 years ago
• andportnoy / riscv-disassembler
  A minimal RISC-V RV32I disassembler
  ☆56Updated 3 years ago
• noteed / riscv-hello-c
  Bare metal RISC-V hello world in C
  ☆19Updated 6 years ago
• xorvoid / otcc_deobfuscated
  OTCC Deobfuscated and Explained
  ☆39Updated 2 years ago
• redstar / llvm-m88k
  LLVM backend for m88k architecture
  ☆50Updated 3 months ago
• lupyuen / tcc-riscv32-wasm
  TCC (Tiny C Compiler) for 64-bit RISC-V, compiled to WebAssembly with Zig Compiler
  ☆44Updated last year
• ghaerr / blink16
  Tiny visual 8086 emulator based on Blink
  ☆72Updated last year
• OpenMachine-ai / tinyfive
  TinyFive is a lightweight RISC-V emulator and assembler written in Python with neural network examples
  ☆62Updated last year
• kvakil / 0asm
  x86 assembler in 512 bytes of x86 machine code
  ☆34Updated 5 years ago
• AoiMoe / knrcc
  K&R C compiler obtained from Research UNIX v5, v6 and v7
  ☆25Updated 6 years ago
• shacron / sled
  Sled System Emulator
  ☆28Updated last month
• michaeljclark / riscv-disassembler
  RISC-V Disassembler with support for RV32/RV64/RV128 IMAFDC
  ☆100Updated 2 years ago
• riscv / riscv-j-extension
  Working Draft of the RISC-V J Extension Specification
  ☆186Updated 3 weeks ago
• mingodad / cyclone
  Cyclone Language Compiler fixes to build on recent operating systems
  ☆11Updated 2 years ago
• twilco / riscv-from-scratch
  The code for the RISC-V from scratch blog post series.
  ☆90Updated 4 years ago
• sellicott / tcc-riscv32
  Port TCC (Tiny C Compiler) to support Risc-V 32 targets (specifically for the ESP32-C3). This project is a work-in-progress and is not cu…
  ☆69Updated last week
• IdanHo / RISCVEmu
  A Basic C++ RISC-V Emulator
  ☆17Updated 4 years ago
• ibara / O
  Peephole optimizer for cproc and QBE
  ☆25Updated last month
• jart / blc
  Binary Lambda Calculus Virtual Machine
  ☆54Updated last year
• ibara / l80
  CP/M and MS-DOS COM executable linker written in D.
  ☆41Updated 3 years ago
• johnwinans / rvddt
  RISC-V Dynamic Debugging Tool
  ☆46Updated 2 years ago
• nfinit / ansibench
  A selection of ANSI C benchmarks and programs useful as benchmarks
  ☆85Updated 10 months ago
• OpenPOWERFoundation / a2i
  The A2I core was used as the general purpose processor for BlueGene/Q, the successor to BlueGene/L and BlueGene/P supercomputers
  ☆44Updated 2 years ago
• revaldinho / opc
  One Page CPU Project - CPU, Assembler & Emulator each in a single page of code
  ☆82Updated 10 months ago
• imihajlow / ccpu-cc
  A C11 compiler for the discrete logic computer
  ☆20Updated last year
• zyedidia / riscinator
  A tiny 3-stage RISC-V core written in Chisel.
  ☆13Updated 2 years ago