Alternatives and similar repositories for riscv-parser

Users that are interested in riscv-parser are comparing it to the libraries listed below

• mausimus / rvcc
  Standalone C compiler for RISC-V and ARM
  ☆95Updated last year
• fwsGonzo / bigassm
  Assemble 128-bit RISC-V
  ☆46Updated last year
• noteed / riscv-hello-c
  Bare metal RISC-V hello world in C
  ☆20Updated 6 years ago
• lupyuen / tcc-riscv32-wasm
  TCC (Tiny C Compiler) for 64-bit RISC-V, compiled to WebAssembly with Zig Compiler
  ☆51Updated last year
• bit-hack / riscv-vm
  A Small RISC-V Virtual Machine
  ☆92Updated 3 years ago
• AZHenley / bignum
  A bignum library for C.
  ☆33Updated last year
• jhhuh / tinyemu
  Fabrice Bellard's tinyemu (https://bellard.org/tinyemu/)
  ☆66Updated 4 years ago
• Mazin-O3 / Veecom
  Simple Yet Powerful RISC-V Computer
  ☆121Updated 10 months ago
• andportnoy / riscv-disassembler
  A minimal RISC-V RV32I disassembler
  ☆56Updated 4 years ago
• noteed / riscv-hello-asm
  Bare metal RISC-V assembly hello world
  ☆63Updated 4 years ago
• kvakil / 0asm
  x86 assembler in 512 bytes of x86 machine code
  ☆38Updated 6 years ago
• michaeljclark / riscv-disassembler
  RISC-V Disassembler with support for RV32/RV64/RV128 IMAFDC
  ☆101Updated 3 years ago
• redstar / llvm-m88k
  LLVM backend for m88k architecture
  ☆51Updated 4 months ago
• alexfru / regal86
  Register Allocator for 8086
  ☆76Updated 2 years ago
• michaelengel / xv6-d1
  Port of MIT's xv6 OS to the Nezha RISC-V board with Allwinner D1 SoC
  ☆107Updated 3 years ago
• DoctorWkt / fbcc
  Fabrice Bellard's fbcc C Compiler
  ☆46Updated 6 years ago
• EigenCompilerSuite / sources
  This is an inofficial mirror of the Eigen Compiler Suite source code usually deployed as tar.gz
  ☆33Updated last year
• ibara / O
  Peephole optimizer for QBE
  ☆31Updated 3 months ago
• riscv / riscv-j-extension
  Working Draft of the RISC-V J Extension Specification
  ☆191Updated last month
• OpenMachine-ai / tinyfive
  TinyFive is a lightweight RISC-V emulator and assembler written in Python with neural network examples
  ☆68Updated 2 years ago
• popovicu / linux-no-mmu-userspace-example
  ☆44Updated 2 years ago
• ghaerr / blink16
  Tiny visual 8086 emulator based on Blink
  ☆76Updated last year
• sellicott / tcc-riscv32
  Port TCC (Tiny C Compiler) to support Risc-V 32 targets (specifically for the ESP32-C3). This project is a work-in-progress and is not cu…
  ☆73Updated 2 months ago
• IdanHo / RISCVEmu
  A Basic C++ RISC-V Emulator
  ☆19Updated 4 years ago
• johnwinans / rvddt
  RISC-V Dynamic Debugging Tool
  ☆51Updated 2 years ago
• xorvoid / otcc_deobfuscated
  OTCC Deobfuscated and Explained
  ☆40Updated 2 years ago
• twilco / riscv-from-scratch
  The code for the RISC-V from scratch blog post series.
  ☆95Updated 5 years ago
• rtfb / riscv-hobby-os
  ☆29Updated last year
• Wren6991 / NorForkConditionally
  What's the simplest CPU you can build?
  ☆35Updated 11 years ago
• racerxdl / riscv-online-asm
  RISC-V Online Assembler using Emscripten, Gnu Binutils
  ☆60Updated 2 years ago