Alternatives and similar repositories for riscv-parser

Users that are interested in riscv-parser are comparing it to the libraries listed below

• mausimus / rvcc
  Standalone C compiler for RISC-V and ARM
  ☆87Updated last year
• fwsGonzo / bigassm
  Assemble 128-bit RISC-V
  ☆45Updated last year
• riscv / riscv-j-extension
  Working Draft of the RISC-V J Extension Specification
  ☆187Updated last month
• OpenMachine-ai / tinyfive
  TinyFive is a lightweight RISC-V emulator and assembler written in Python with neural network examples
  ☆62Updated last year
• redstar / llvm-m88k
  LLVM backend for m88k architecture
  ☆50Updated 4 months ago
• ghaerr / blink16
  Tiny visual 8086 emulator based on Blink
  ☆72Updated last year
• ibara / O
  Peephole optimizer for cproc and QBE
  ☆25Updated last month
• racerxdl / riscv-online-asm
  RISC-V Online Assembler using Emscripten, Gnu Binutils
  ☆54Updated last year
• brucehoult / trv
  ☆11Updated 4 years ago
• swetland / compiler
  Unnamed Compiled Systems Language Project
  ☆22Updated last year
• nfinit / ansibench
  A selection of ANSI C benchmarks and programs useful as benchmarks
  ☆85Updated 10 months ago
• michaeljclark / riscv-disassembler
  RISC-V Disassembler with support for RV32/RV64/RV128 IMAFDC
  ☆100Updated 2 years ago
• sellicott / tcc-riscv32
  Port TCC (Tiny C Compiler) to support Risc-V 32 targets (specifically for the ESP32-C3). This project is a work-in-progress and is not cu…
  ☆69Updated 3 weeks ago
• noteed / riscv-hello-c
  Bare metal RISC-V hello world in C
  ☆19Updated 6 years ago
• IdanHo / RISCVEmu
  A Basic C++ RISC-V Emulator
  ☆17Updated 4 years ago
• eschkufz / cascade
  A Just-In-Time Compiler for Verilog from VMware Research
  ☆22Updated 4 years ago
• dsw / delta
  Delta assists you in minimizing "interesting" files subject to a test of their interestingness.
  ☆31Updated 3 years ago
• pydrofoil / pydrofoil
  A fast RISC-V emulator based on the RISC-V Sail model, and an experimental ARM one
  ☆74Updated this week
• michaeljclark / riscv-meta
  RISC-V Instruction Set Metadata
  ☆41Updated 6 years ago
• andportnoy / riscv-disassembler
  A minimal RISC-V RV32I disassembler
  ☆56Updated 4 years ago
• shacron / sled
  Sled System Emulator
  ☆28Updated last month
• noteed / riscv-hello-asm
  Bare metal RISC-V assembly hello world
  ☆57Updated 3 years ago
• jart / blc
  Binary Lambda Calculus Virtual Machine
  ☆55Updated last year
• johnwinans / rvddt
  RISC-V Dynamic Debugging Tool
  ☆46Updated 2 years ago
• xorvoid / otcc_deobfuscated
  OTCC Deobfuscated and Explained
  ☆39Updated 2 years ago
• DoctorWkt / fbcc
  Fabrice Bellard's fbcc C Compiler
  ☆42Updated 5 years ago
• cr88192 / bgbtech_btsr1arch
  BtSR1 and BJX2 ISA / CPU Architecture
  ☆27Updated last week
• michaelengel / xv6-d1
  Port of MIT's xv6 OS to the Nezha RISC-V board with Allwinner D1 SoC
  ☆104Updated 2 years ago
• OpenPOWERFoundation / a2i
  The A2I core was used as the general purpose processor for BlueGene/Q, the successor to BlueGene/L and BlueGene/P supercomputers
  ☆44Updated 2 years ago
• zyedidia / riscinator
  A tiny 3-stage RISC-V core written in Chisel.
  ☆13Updated 2 years ago