☆64Jan 16, 2025Updated last year
Alternatives and similar repositories for SparkRoad-V
Users that are interested in SparkRoad-V are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆14Oct 19, 2019Updated 6 years ago
- Documentation of YADAN, a RISC-V Core, SoC, and Board. Designed for engineering education. // 鸭蛋的文档。☆16Jun 9, 2026Updated 3 months ago
- Soft-microcontroller implementation of an ARM Cortex-M0☆31Apr 23, 2019Updated 7 years ago
- kintex7 ov13850 fpga mipi camera☆22Dec 2, 2025Updated 9 months ago
- Hand Writing Digital Recognization Based on FPGA, we desiged a SoC embeded a Cortex M3 core and other peripherals，this SoC run a CNN. The…☆14Mar 30, 2023Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆24Apr 28, 2021Updated 5 years ago
- This is a repo containing ARM-Cortex-M0 based SOC designs implemented on the Nexus-4-DDR , Nexus-4 and the ARTY - A7 FPGA platforms.☆12Sep 6, 2023Updated 3 years ago
- 通用IO测试工程，用于捡垃圾测试IO。与BSDL需要对引脚输入不同，该工程只需要确定时钟输入，然后自动向每个IO发送指定字符串，因此只需要将串口接入任意IO查看输出即可☆19Aug 30, 2026Updated 3 weeks ago
- ov5640_sdram_vga_FPGA☆10Mar 27, 2023Updated 3 years ago
- Learn Verilog☆36Apr 27, 2025Updated last year
- Extremely basic CortexM0 SoC based on ARM DesignStart Eval☆28Oct 8, 2018Updated 7 years ago
- A flexible SoC emulator for ARM Cortex-M3☆15Apr 13, 2022Updated 4 years ago
- Utility for flashing JMicron JMS578 (and probably others) SATA bridges☆36May 20, 2025Updated last year
- （黑猫）F1C100S开发板，相关镜像驱动会持续更新☆18Apr 29, 2020Updated 6 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Translate the source code of Veriog version to Spinalhdl version☆10Jul 1, 2021Updated 5 years ago
- 平头哥无剑100开源SoC平台（双核E902，安全启动，BootROM，IOPMP，Mailbox，RSA-2048，SHA-2， WS2812，Flash）☆23Sep 2, 2023Updated 3 years ago
- Multilingual fork of the Adafruit GFX graphics core library, this is the 'core' class that all our other graphics libraries derive from☆32May 5, 2019Updated 7 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆35Mar 21, 2020Updated 6 years ago
- implementation of opencv sgbm(disparity map extract) on FPGA☆14Oct 27, 2021Updated 4 years ago
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆18Oct 3, 2023Updated 2 years ago
- verilog example to drive PCM5102 DAC with FPGA☆19Apr 30, 2018Updated 8 years ago
- L2 R6: WCH 120MHz RISC-V3A USB3.0 SoC (CH569)☆15Feb 18, 2023Updated 3 years ago
- Python module for 8B10B encoding and decoding☆12Jul 25, 2023Updated 3 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Project related to Cypress FX3 USB 3.0 Controller published on☆17Dec 2, 2019Updated 6 years ago
- A template-based, layer-oriented High Level Synthesis Tool for AI algorithms☆15Jul 20, 2026Updated last month
- Hardware-side component of Hastlayer for Microsoft Project Catapult FPGAs. See https://hastlayer.com for details.☆13Mar 28, 2020Updated 6 years ago
- ☆25Mar 27, 2022Updated 4 years ago
- A Vivado IP package of the PicoRV32 RISC-V processor☆16Jul 9, 2020Updated 6 years ago
- ☆66Jan 20, 2022Updated 4 years ago
- Using PlutoSDR to transfer text message.☆16Apr 10, 2020Updated 6 years ago
- K210芯片的裸机编程代码使用案例，供学习使用，使用的是亚博智能的K210开发 板套件（不是打广告哈）（在design_maix中已经支持了maix bit和maixduino开发板）。☆12Feb 16, 2021Updated 5 years ago
- Xilinx 7-series FTDI-FPGA interface through JTAG with 125 us roundtrip latency☆22May 30, 2019Updated 7 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆14May 13, 2021Updated 5 years ago
- Project where we conceptualized and designed a simple neural network accelerator, loosely based on the Eyeriss architecture, to accelerat…☆11Dec 13, 2019Updated 6 years ago
- forked from https://github.com/riscv/riscv-openocd.git,and add falsh support for LicheeTang☆24Oct 18, 2021Updated 4 years ago
- NAS与WiFi6+究竟能擦出怎样的火花？ 如何让“派”告别吃灰的尴尬处境？ 千兆带宽“无限制”☆16Jun 30, 2020Updated 6 years ago
- My Slides☆17Jun 10, 2025Updated last year
- 本工程用FPGA和python实现一个简单的8路输入逻辑分析仪☆18Aug 20, 2017Updated 9 years ago
- Professor: C.H. Yang☆10Aug 16, 2025Updated last year