Alternatives and similar repositories for cacheflow:

Users that are interested in cacheflow are comparing it to the libraries listed below

• maerhart / llhd
  A low-level intermediate representation for hardware description languages
  ☆28Updated 4 years ago
• llvm / eudsl
  Embedded Universal DSL: a good DSL for us, by us
  ☆27Updated this week
• cliffordwolf / bextdep
  Reference Hardware Implementations of Bit Extract/Deposit Instructions
  ☆23Updated 7 years ago
• dougallj / asil
  ☆28Updated 7 months ago
• shacron / sled
  Sled System Emulator
  ☆28Updated 2 months ago
• tvanas / r-vex
  A reconfigurable and extensible VLIW processor implemented in VHDL
  ☆31Updated 9 years ago
• deater / deterministic
  code for examining determinism of performance counters
  ☆21Updated 3 years ago
• blitz / kernel_entry_benchmark
  Microbenchmarks for x86_64 kernel entry methods
  ☆18Updated 2 years ago
• makslevental / mmlir
  A minimal (really) out-of-tree MLIR example
  ☆36Updated 3 weeks ago
• YosysHQ / abc
  ABC: System for Sequential Logic Synthesis and Formal Verification
  ☆27Updated last month
• b-shi / PMC-PMI
  Performance Counter Measurements at the cycle granularity
  ☆18Updated 3 years ago
• eigenform / lamina
  Microbenchmarking experiments on Zen 2 machines
  ☆16Updated 2 years ago
• SiliconSemantics / firrtlator
  firrtlator is a FIRRTL C++ library
  ☆21Updated 8 years ago
• fwsGonzo / bigassm
  Assemble 128-bit RISC-V
  ☆45Updated last year
• ArchC / ArchC
  A powerful and modern open-source architecture description language.
  ☆41Updated 7 years ago
• stephenrkell / elftin
  Rag-bag of utilities and scripts that do strange things with ELF files
  ☆17Updated last month
• atrosinenko / memtest86-plus-riscv
  Port of original MemTest86+ v5.1 to other architectures (RISC-V for now)
  ☆15Updated 4 years ago
• djg / verilated-rs
  Verilator Porcelain
  ☆42Updated last year
• gtcasl / cash
  A C++ Library for Hardware Design and Simulation
  ☆15Updated 4 years ago
• swetland / gateware
  A collection of little open source FPGA hobby projects
  ☆48Updated 4 years ago
• vegaluisjose / vast
  Verilog AST
  ☆21Updated last year
• Kuree / fsim
  Fiber-based SystemVerilog Simulator.
  ☆25Updated 2 years ago
• michalpaszkowski / LLVM-Canon
  LLVM-Canon aims to transform LLVM modules into a canonical form by reordering and renaming instructions while preserving the same semanti…
  ☆14Updated 8 months ago
• amaranth-lang / amaranth-yosys
  WebAssembly-based Yosys distribution for Amaranth HDL
  ☆26Updated 3 weeks ago
• pydrofoil / pydrofoil
  A fast RISC-V emulator based on the RISC-V Sail model, and an experimental ARM one
  ☆44Updated this week
• riscvarchive / riscv-zicond
  The ISA specification for the ZiCondOps extension.
  ☆19Updated 9 months ago
• CTSRD-CHERI / beri
  The BERI and CHERI processor and hardware platform
  ☆47Updated 7 years ago
• embecosm / gso2
  GNU Superoptimizer Version 2
  ☆25Updated 3 years ago
• freeCompilerCamp / freecompilercamp.github.io
  The website for freeCompilerCamp's classroom tutorials, using Github Pages.
  ☆32Updated 3 years ago
• CTSRD-CHERI / Toooba
  RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT
  ☆25Updated this week