weirdindiankid / cacheflow
CacheFlow is a Linux kernel module that exposes the contents of the last-level cache on *most* ARM machines.
☆15Updated 9 months ago
Alternatives and similar repositories for cacheflow:
Users that are interested in cacheflow are comparing it to the libraries listed below
- Embedded Universal DSL: a good DSL for us, by us☆33Updated this week
- Sled System Emulator☆28Updated last month
- A low-level intermediate representation for hardware description languages☆28Updated 4 years ago
- ☆29Updated 10 months ago
- Microbenchmarking experiments on Zen 2 machines☆16Updated 2 years ago
- A fast RISC-V emulator based on the RISC-V Sail model, and an experimental ARM one☆56Updated last week
- Fiber-based SystemVerilog Simulator.☆25Updated 2 years ago
- ABC: System for Sequential Logic Synthesis and Formal Verification☆27Updated 2 weeks ago
- firrtlator is a FIRRTL C++ library☆21Updated 8 years ago
- Port of original MemTest86+ v5.1 to other architectures (RISC-V for now)☆15Updated 5 years ago
- code for examining determinism of performance counters☆21Updated 4 years ago
- A minimal (really) out-of-tree MLIR example☆43Updated 3 weeks ago
- A reconfigurable and extensible VLIW processor implemented in VHDL☆32Updated 10 years ago
- Performance Counter Measurements at the cycle granularity☆18Updated 3 years ago
- Retargetable ML compilers for the twenty-first century!☆12Updated last week
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆28Updated this week
- Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model☆77Updated last month
- ☆14Updated last year
- Naive Educational RISC-V -- A simple single-stage RV32I processor☆25Updated 4 years ago
- A C++ Library for Hardware Design and Simulation☆15Updated 4 years ago
- Dump Apple PMU counter definitions from `/usr/share/kpep` in macOS☆11Updated 3 months ago
- Quite OK image compression Verilog implementation☆19Updated 4 months ago
- WebAssembly-based Yosys distribution for Amaranth HDL☆26Updated last week
- The ISA specification for the ZiCondOps extension.☆19Updated last year
- Microbenchmarks for x86_64 kernel entry methods☆18Updated 3 years ago
- A powerful and modern open-source architecture description language.☆42Updated 7 years ago
- Rag-bag of utilities and scripts that do strange things with ELF files☆17Updated 3 weeks ago
- ☆20Updated last year
- A collection of little open source FPGA hobby projects☆48Updated 5 years ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆36Updated 4 years ago