weirdindiankid / cacheflowLinks
CacheFlow is a Linux kernel module that exposes the contents of the last-level cache on *most* ARM machines.
☆17Updated last year
Alternatives and similar repositories for cacheflow
Users that are interested in cacheflow are comparing it to the libraries listed below
Sorting:
- Sled System Emulator☆28Updated 2 months ago
- ☆33Updated last year
- Microbenchmarking experiments on Zen 2 machines☆21Updated 3 years ago
- A low-level intermediate representation for hardware description languages☆28Updated 5 years ago
- Rag-bag of utilities and scripts that do strange things with ELF files☆18Updated 2 months ago
- An embedded OS for Apple M1 Pro chipsets☆18Updated 2 years ago
- Embedded Universal DSL: a good DSL for us, by us☆65Updated last week
- Reference Hardware Implementations of Bit Extract/Deposit Instructions☆24Updated 8 years ago
- A fast RISC-V emulator based on the RISC-V Sail model, and an experimental ARM one☆82Updated last month
- ABC: System for Sequential Logic Synthesis and Formal Verification☆31Updated last week
- A minimal (really) out-of-tree MLIR example☆46Updated 5 months ago
- Fiber-based SystemVerilog Simulator.☆25Updated 3 years ago
- Retargetable ML compilers for the twenty-first century!☆13Updated 9 months ago
- WebAssembly-based Yosys distribution for Amaranth HDL☆29Updated last week
- Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model☆91Updated 3 weeks ago
- CV32E40X Design-Verification environment☆16Updated last year
- ☆16Updated last year
- Microbenchmarks for x86_64 kernel entry methods☆20Updated 3 years ago
- ☆22Updated 10 months ago
- Baremetal Backtracing on RISC-V☆16Updated 4 years ago
- reverse engineering branch predictors☆18Updated 9 years ago
- code for examining determinism of performance counters☆21Updated 4 years ago
- RISC-V RV32I CPU written in verilog☆10Updated 5 years ago
- A Verilog Synthesis Regression Test☆37Updated last week
- firrtlator is a FIRRTL C++ library☆23Updated 9 years ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆38Updated 4 years ago
- A System for Differential Debugging☆22Updated 9 months ago
- Easy SMT solver interaction☆34Updated 6 months ago
- Minimal CPU Emulator Powered by the ARM PL080 DMA Controller☆36Updated last year
- Soft-logic designs and HAL libraries for various subsystems found in Oxide hardware.☆16Updated this week