weirdindiankid / cacheflowLinks
CacheFlow is a Linux kernel module that exposes the contents of the last-level cache on *most* ARM machines.
☆16Updated 11 months ago
Alternatives and similar repositories for cacheflow
Users that are interested in cacheflow are comparing it to the libraries listed below
Sorting:
- A low-level intermediate representation for hardware description languages☆28Updated 4 years ago
- Embedded Universal DSL: a good DSL for us, by us☆37Updated this week
- Performance Counter Measurements at the cycle granularity☆18Updated 3 years ago
- Sled System Emulator☆28Updated last month
- ABC: System for Sequential Logic Synthesis and Formal Verification☆28Updated 3 weeks ago
- code for examining determinism of performance counters☆21Updated 4 years ago
- Fiber-based SystemVerilog Simulator.☆25Updated 2 years ago
- Rag-bag of utilities and scripts that do strange things with ELF files☆17Updated 2 months ago
- ☆15Updated 2 months ago
- firrtlator is a FIRRTL C++ library☆21Updated 8 years ago
- ☆31Updated last year
- Minimal CPU Emulator Powered by the ARM PL080 DMA Controller☆36Updated 10 months ago
- Reference Hardware Implementations of Bit Extract/Deposit Instructions☆24Updated 7 years ago
- An embedded OS for Apple M1 Pro chipsets☆17Updated last year
- Iodine: Verifying Constant-Time Execution of Hardware☆13Updated 4 years ago
- ☆9Updated 2 years ago
- Verilog AST☆21Updated last year
- Experiments with Yosys cxxrtl backend☆49Updated 4 months ago
- Baremetal Backtracing on RISC-V☆15Updated 3 years ago
- Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model☆80Updated last week
- Microbenchmarking experiments on Zen 2 machines☆16Updated 2 years ago
- Retargetable ML compilers for the twenty-first century!☆13Updated last month
- GNU Superoptimizer Version 2☆26Updated 4 years ago
- Microbenchmarks for x86_64 kernel entry methods☆18Updated 3 years ago
- An executable specification of the RISCV ISA in L3.☆42Updated 6 years ago
- A System for Differential Debugging☆19Updated last month
- A reconfigurable and extensible VLIW processor implemented in VHDL☆32Updated 10 years ago
- The BERI and CHERI processor and hardware platform☆50Updated 8 years ago
- Port of original MemTest86+ v5.1 to other architectures (RISC-V for now)☆16Updated 5 years ago
- Easy SMT solver interaction☆35Updated 2 months ago