weirdindiankid / cacheflowLinks
CacheFlow is a Linux kernel module that exposes the contents of the last-level cache on *most* ARM machines.
☆17Updated last year
Alternatives and similar repositories for cacheflow
Users that are interested in cacheflow are comparing it to the libraries listed below
Sorting:
- Embedded Universal DSL: a good DSL for us, by us☆55Updated this week
- ☆33Updated last year
- A fast RISC-V emulator based on the RISC-V Sail model, and an experimental ARM one☆81Updated last week
- Minimal CPU Emulator Powered by the ARM PL080 DMA Controller☆36Updated last year
- WebAssembly-based Yosys distribution for Amaranth HDL☆28Updated last month
- Microbenchmarking experiments on Zen 2 machines☆20Updated 3 years ago
- Sled System Emulator☆28Updated 3 weeks ago
- Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model☆90Updated this week
- Symbolic execution of LLVM IR☆13Updated last year
- Fiber-based SystemVerilog Simulator.☆25Updated 3 years ago
- Rag-bag of utilities and scripts that do strange things with ELF files☆18Updated last week
- A low-level intermediate representation for hardware description languages☆28Updated 5 years ago
- ABC: System for Sequential Logic Synthesis and Formal Verification☆29Updated last week
- Exploring gate level simulation☆58Updated 7 months ago
- A Yosys pass and technology library + scripts for implementing a HDL design in discretie FETs for layout in KiCad☆13Updated last year
- A System for Differential Debugging☆22Updated 7 months ago
- LLVM backend for OpenRISC 1000☆29Updated 7 years ago
- GNU Superoptimizer Version 2☆26Updated 4 years ago
- The BERI and CHERI processor and hardware platform☆50Updated 8 years ago
- ☆22Updated 8 months ago
- Microbenchmarks for x86_64 kernel entry methods☆19Updated 3 years ago
- Easy SMT solver interaction☆34Updated 4 months ago
- code for examining determinism of performance counters☆21Updated 4 years ago
- Soft-logic designs and HAL libraries for various subsystems found in Oxide hardware.☆15Updated this week
- A (concrete or symbolic) implementation of IEEE-754 / SMT-LIB floating-point☆48Updated last week
- Fork of LLVM adding CHERI support☆59Updated 3 weeks ago
- Experiments with self-synchronizing LFSR scramblers☆15Updated 5 years ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆38Updated 4 years ago
- ☆16Updated 4 years ago
- Experiments with Yosys cxxrtl backend☆50Updated 10 months ago