weirdindiankid / cacheflow

Related projects ⓘ

Alternatives and complementary repositories for cacheflow

• maerhart / llhd
  A low-level intermediate representation for hardware description languages
  ☆25Updated 4 years ago
• llvm / eudsl
  Embedded Universal DSL: a good DSL for us, by us
  ☆15Updated this week
• blitz / kernel_entry_benchmark
  Microbenchmarks for x86_64 kernel entry methods
  ☆18Updated 2 years ago
• cliffordwolf / bextdep
  Reference Hardware Implementations of Bit Extract/Deposit Instructions
  ☆23Updated 7 years ago
• tvanas / r-vex
  A reconfigurable and extensible VLIW processor implemented in VHDL
  ☆30Updated 9 years ago
• shacron / sled
  Sled System Emulator
  ☆28Updated 2 weeks ago
• gokhankici / iodine
  Iodine: Verifying Constant-Time Execution of Hardware
  ☆11Updated 3 years ago
• dzaima / intrinsics-viewer
  x86-64, ARM, and RVV intrinsics viewer
  ☆32Updated last week
• stnolting / neorv32-riscof
  ✔️Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.
  ☆25Updated last week
• atrosinenko / memtest86-plus-riscv
  Port of original MemTest86+ v5.1 to other architectures (RISC-V for now)
  ☆15Updated 4 years ago
• dougallj / asil
  ☆25Updated 5 months ago
• amaranth-lang / amaranth-yosys
  WebAssembly-based Yosys distribution for Amaranth HDL
  ☆25Updated this week
• makslevental / mmlir
  A minimal (really) out-of-tree MLIR example
  ☆34Updated 5 months ago
• stephenrkell / elftin
  Rag-bag of utilities and scripts that do strange things with ELF files
  ☆15Updated last year
• YosysHQ / abc
  ABC: System for Sequential Logic Synthesis and Formal Verification
  ☆27Updated 2 weeks ago
• Coloquinte / quaigh
  Logic circuit analysis and optimization
  ☆28Updated last month
• stefanpie / sa-placer
  ☆14Updated 8 months ago
• greatscottgadgets / bucatini
  a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface
  ☆31Updated 2 years ago
• b-shi / PMC-PMI
  Performance Counter Measurements at the cycle granularity
  ☆18Updated 3 years ago
• ArchC / ArchC
  A powerful and modern open-source architecture description language.
  ☆40Updated 7 years ago
• sabbaghm / c-ll-verilog
  An LLVM based mini-C to Verilog High-level Synthesis tool
  ☆35Updated last year
• deater / deterministic
  code for examining determinism of performance counters
  ☆21Updated 3 years ago
• eigenform / lamina
  Microbenchmarking experiments on Zen 2 machines
  ☆15Updated 2 years ago
• elliottt / easy-smt
  Easy SMT solver interaction
  ☆24Updated this week
• Kuree / fsim
  Fiber-based SystemVerilog Simulator.
  ☆25Updated 2 years ago
• CTSRD-CHERI / TestRIG
  Testing processors with Random Instruction Generation
  ☆29Updated 2 months ago
• ZipCPU / qoiimg
  Quite OK image compression Verilog implementation
  ☆15Updated 5 months ago
• jdryg / RISCVEmu
  Toy RISC-V emulator
  ☆12Updated 7 years ago
• riscv / riscv-smmtt
  This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…
  ☆43Updated this week