weirdindiankid / cacheflow
CacheFlow is a Linux kernel module that exposes the contents of the last-level cache on *most* ARM machines.
☆16Updated 10 months ago
Alternatives and similar repositories for cacheflow
Users that are interested in cacheflow are comparing it to the libraries listed below
Sorting:
- Embedded Universal DSL: a good DSL for us, by us☆36Updated this week
- A low-level intermediate representation for hardware description languages☆28Updated 4 years ago
- Port of original MemTest86+ v5.1 to other architectures (RISC-V for now)☆15Updated 5 years ago
- ☆15Updated 2 months ago
- ABC: System for Sequential Logic Synthesis and Formal Verification☆27Updated last week
- A reconfigurable and extensible VLIW processor implemented in VHDL☆32Updated 10 years ago
- ☆29Updated 11 months ago
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 3 years ago
- Fiber-based SystemVerilog Simulator.☆25Updated 2 years ago
- firrtlator is a FIRRTL C++ library☆21Updated 8 years ago
- Verilog AST☆21Updated last year
- A minimal (really) out-of-tree MLIR example☆44Updated 2 weeks ago
- Performance Counter Measurements at the cycle granularity☆18Updated 3 years ago
- Retargetable ML compilers for the twenty-first century!☆13Updated 3 weeks ago
- ☆20Updated 2 years ago
- Sled System Emulator☆28Updated 2 weeks ago
- A Hardware Pipeline Description Language☆44Updated last year
- A powerful and modern open-source architecture description language.☆42Updated 7 years ago
- Reticle evaluation (PLDI 2021)☆12Updated 4 years ago
- Reference Hardware Implementations of Bit Extract/Deposit Instructions☆24Updated 7 years ago
- WebAssembly-based Yosys distribution for Amaranth HDL☆26Updated 3 weeks ago
- materials available to the public☆25Updated 5 months ago
- A enumerator for MLIR, relying on the information given by IRDL.☆19Updated last month
- Microbenchmarking experiments on Zen 2 machines☆16Updated 2 years ago
- An executable specification of the RISCV ISA in L3.☆42Updated 6 years ago
- Synthesisable SIMT-style RISC-V GPGPU☆33Updated last month
- The ISA specification for the ZiCondOps extension.☆19Updated last year
- LLVM-Canon aims to transform LLVM modules into a canonical form by reordering and renaming instructions while preserving the same semanti…☆15Updated last year
- Gatery, a library for circuit design.☆19Updated 5 months ago
- Symbolic execution of LLVM IR☆13Updated last year