weirdindiankid / cacheflowLinks
CacheFlow is a Linux kernel module that exposes the contents of the last-level cache on *most* ARM machines.
☆17Updated last year
Alternatives and similar repositories for cacheflow
Users that are interested in cacheflow are comparing it to the libraries listed below
Sorting:
- ☆33Updated last year
- Sled System Emulator☆28Updated 2 months ago
- Embedded Universal DSL: a good DSL for us, by us☆60Updated last week
- A low-level intermediate representation for hardware description languages☆28Updated 5 years ago
- Minimal CPU Emulator Powered by the ARM PL080 DMA Controller☆36Updated last year
- Rag-bag of utilities and scripts that do strange things with ELF files☆18Updated last month
- A fast RISC-V emulator based on the RISC-V Sail model, and an experimental ARM one☆83Updated 3 weeks ago
- WebAssembly-based Yosys distribution for Amaranth HDL☆28Updated 2 weeks ago
- An embedded OS for Apple M1 Pro chipsets☆18Updated 2 years ago
- Fiber-based SystemVerilog Simulator.☆25Updated 3 years ago
- Symbolic execution of LLVM IR☆14Updated 2 years ago
- A System for Differential Debugging☆22Updated 8 months ago
- Microbenchmarking experiments on Zen 2 machines☆21Updated 3 years ago
- This is a higan/Verilator co-simulation example/framework☆51Updated 7 years ago
- Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model☆90Updated last month
- Microbenchmarks for x86_64 kernel entry methods☆19Updated 3 years ago
- ☆16Updated last year
- GNU Superoptimizer Version 2☆26Updated 4 years ago
- ABC: System for Sequential Logic Synthesis and Formal Verification☆30Updated last week
- Experiments with self-synchronizing LFSR scramblers☆15Updated 5 years ago
- ☆16Updated 4 years ago
- code for examining determinism of performance counters☆21Updated 4 years ago
- Reference Hardware Implementations of Bit Extract/Deposit Instructions☆24Updated 8 years ago
- Baremetal Backtracing on RISC-V☆16Updated 4 years ago
- A minimal (really) out-of-tree MLIR example☆46Updated 4 months ago
- Solving floating point SMT constraints on a GPU☆50Updated 5 years ago
- A Verilog parser for Haskell.☆36Updated 4 years ago
- A Yosys pass and technology library + scripts for implementing a HDL design in discretie FETs for layout in KiCad☆13Updated last year
- Microarchitectural weird machine implementation using exceptions, TSX, branch predictors, and branch target buffers.☆17Updated 2 years ago
- Retargetable ML compilers for the twenty-first century!☆13Updated 8 months ago