weirdindiankid / cacheflow

Related projects ⓘ

Alternatives and complementary repositories for cacheflow

• maerhart / llhd
  A low-level intermediate representation for hardware description languages
  ☆25Updated 4 years ago
• shacron / sled
  Sled System Emulator
  ☆28Updated this week
• b-shi / PMC-PMI
  Performance Counter Measurements at the cycle granularity
  ☆18Updated 3 years ago
• Kuree / fsim
  Fiber-based SystemVerilog Simulator.
  ☆25Updated 2 years ago
• stnolting / neorv32-riscof
  ✔️Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.
  ☆25Updated this week
• vegaluisjose / vast
  Verilog AST
  ☆19Updated 11 months ago
• dougallj / asil
  ☆24Updated 5 months ago
• blitz / kernel_entry_benchmark
  Microbenchmarks for x86_64 kernel entry methods
  ☆18Updated 2 years ago
• dzaima / intrinsics-viewer
  x86-64, ARM, and RVV intrinsics viewer
  ☆32Updated 2 weeks ago
• Coloquinte / quaigh
  Logic circuit analysis and optimization
  ☆28Updated 3 weeks ago
• deater / deterministic
  code for examining determinism of performance counters
  ☆21Updated 3 years ago
• ArchC / ArchC
  A powerful and modern open-source architecture description language.
  ☆40Updated 7 years ago
• YosysHQ / abc
  ABC: System for Sequential Logic Synthesis and Formal Verification
  ☆27Updated last week
• eigenform / lamina
  Microbenchmarking experiments on Zen 2 machines
  ☆15Updated 2 years ago
• rsnikhil / RISCV_ISA_Spec_Tour
  Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)
  ☆35Updated 3 years ago
• stephenrkell / elftin
  Rag-bag of utilities and scripts that do strange things with ELF files
  ☆15Updated last year
• makslevental / mmlir
  A minimal (really) out-of-tree MLIR example
  ☆34Updated 5 months ago
• cliffordwolf / bextdep
  Reference Hardware Implementations of Bit Extract/Deposit Instructions
  ☆23Updated 7 years ago
• stefanpie / sa-placer
  ☆14Updated 8 months ago
• tvanas / r-vex
  A reconfigurable and extensible VLIW processor implemented in VHDL
  ☆30Updated 9 years ago
• XUANTIE-RV / thead-extension-spec
  XuanTie vendor extension Instruction Set spec
  ☆30Updated 2 months ago
• can-lehmann / pathbeaver
  Symbolic execution of LLVM IR
  ☆13Updated 10 months ago
• CTSRD-CHERI / TestRIG
  Testing processors with Random Instruction Generation
  ☆29Updated last month
• andreas-abel / XED-to-XML
  XML representation of the x86 instruction set
  ☆27Updated last year
• hitohira / yokyo
  ☆16Updated last year
• amaranth-lang / amaranth-yosys
  WebAssembly-based Yosys distribution for Amaranth HDL
  ☆25Updated last month
• ekiwi / fst-reader
  Native Rust implementation of the FST waveform format from GTKWave.
  ☆12Updated 3 weeks ago
• djg / verilated-rs
  Verilator Porcelain
  ☆37Updated last year
• jdmccalpin / Intel_Address_Hash
  Use hardware performance counters to find mapping of addresses to L3 slices in Intel processors
  ☆13Updated last year
• gokhankici / iodine
  Iodine: Verifying Constant-Time Execution of Hardware
  ☆11Updated 3 years ago