Alternatives and similar repositories for cacheflow

Users that are interested in cacheflow are comparing it to the libraries listed below

• llvm / eudsl
  Embedded Universal DSL: a good DSL for us, by us
  ☆44Updated this week
• maerhart / llhd
  A low-level intermediate representation for hardware description languages
  ☆28Updated 5 years ago
• shacron / sled
  Sled System Emulator
  ☆28Updated 4 months ago
• dougallj / asil
  ☆33Updated last year
• amaranth-lang / amaranth-yosys
  WebAssembly-based Yosys distribution for Amaranth HDL
  ☆27Updated last week
• stephenrkell / elftin
  Rag-bag of utilities and scripts that do strange things with ELF files
  ☆17Updated 5 months ago
• pydrofoil / pydrofoil
  A fast RISC-V emulator based on the RISC-V Sail model, and an experimental ARM one
  ☆79Updated this week
• jaopaulolc / KernelFaRer
  KernelFaRer: Replacing Native-Code Idioms with High-Performance Library Calls
  ☆11Updated 5 months ago
• YosysHQ / abc
  ABC: System for Sequential Logic Synthesis and Formal Verification
  ☆29Updated 3 weeks ago
• eigenform / lamina
  Microbenchmarking experiments on Zen 2 machines
  ☆19Updated 3 years ago
• blitz / kernel_entry_benchmark
  Microbenchmarks for x86_64 kernel entry methods
  ☆19Updated 3 years ago
• securesystemslab / LLVM-MCA-Daemon
  ☆20Updated 5 months ago
• lethalbit / discretize
  A Yosys pass and technology library + scripts for implementing a HDL design in discretie FETs for layout in KiCad
  ☆12Updated last year
• Javier-varez / p1c0
  An embedded OS for Apple M1 Pro chipsets
  ☆18Updated last year
• jowinter / dmacu
  Minimal CPU Emulator Powered by the ARM PL080 DMA Controller
  ☆36Updated last year
• deater / deterministic
  code for examining determinism of performance counters
  ☆21Updated 4 years ago
• rems-project / sail-arm
  Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model
  ☆87Updated 2 months ago
• can-lehmann / pathbeaver
  Symbolic execution of LLVM IR
  ☆13Updated last year
• Kuree / fsim
  Fiber-based SystemVerilog Simulator.
  ☆25Updated 3 years ago
• jwnhy / rvbt
  Baremetal Backtracing on RISC-V
  ☆15Updated 4 years ago
• freeCompilerCamp / freecompilercamp.github.io
  The website for freeCompilerCamp's classroom tutorials, using Github Pages.
  ☆32Updated 3 years ago
• moyix / fpsmt_gpu
  Solving floating point SMT constraints on a GPU
  ☆49Updated 4 years ago
• iximeow / yaxpeax-dis
  yaxdis, a small and naive disassembler using yaxpeax decoders
  ☆34Updated 4 months ago
• ktemkin-archive / bfstub
  Stub example hypervisor for AArch64 intended to allow other hypervisors to become resident later
  ☆21Updated 3 years ago
• embecosm / gso2
  GNU Superoptimizer Version 2
  ☆26Updated 4 years ago
• cliffordwolf / bextdep
  Reference Hardware Implementations of Bit Extract/Deposit Instructions
  ☆25Updated 7 years ago
• elliottt / easy-smt
  Easy SMT solver interaction
  ☆35Updated last month
• CHERIoT-Platform / cheriot-sail
  Sail code model of the CHERIoT ISA
  ☆43Updated last month
• sylefeb / Silixel
  Exploring gate level simulation
  ☆58Updated 4 months ago
• tomahawkins / verilog
  A Verilog parser for Haskell.
  ☆36Updated 4 years ago