dougallj / asilLinks
☆33Updated last year
Alternatives and similar repositories for asil
Users that are interested in asil are comparing it to the libraries listed below
Sorting:
- Microbenchmarking experiments on Zen 2 machines☆20Updated 3 years ago
- Sled System Emulator☆28Updated last month
- GNU Superoptimizer Version 2☆26Updated 4 years ago
- Instruction latency & throughput profiler for AArch64☆40Updated 3 months ago
- Performance Counter Measurements at the cycle granularity☆18Updated 4 years ago
- x86-64, ARM, and RVV intrinsics viewer☆76Updated last week
- CacheFlow is a Linux kernel module that exposes the contents of the last-level cache on *most* ARM machines.☆17Updated last year
- CPU Ultimate Latency Test.☆116Updated 2 months ago
- ☆48Updated 3 months ago
- A minimal (really) out-of-tree MLIR example☆45Updated 3 months ago
- Reviving the old comp-arch.net wiki?☆18Updated 2 years ago
- Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model☆90Updated this week
- Fork of LLVM with support for downgrading bitcode.☆19Updated 6 months ago
- immintrin_dbg.h is an include file, a wrapper around immintrin.h. It implements most of AVX, AVX2, AVX-512 vector intrinsics to enable so…☆59Updated 2 years ago
- Embedded Universal DSL: a good DSL for us, by us☆56Updated this week
- A terminal viewer for x86 instruction/intrinsic information using Python 3 + curses☆128Updated 3 years ago
- The website for freeCompilerCamp's classroom tutorials, using Github Pages.☆31Updated 3 years ago
- Measures microarchitectural details such as ROB size. Like https://github.com/travisdowns/robsize but without runtime code generation, wh…☆132Updated 4 years ago
- A description of Minotaur can be found in https://arxiv.org/abs/2306.00229.☆117Updated 2 months ago
- ROB size testing utility☆158Updated 3 years ago
- Tools to process ARM's Machine Readable Architecture Specification☆136Updated 5 years ago
- UB-aware interpreter for LLVM debugging☆31Updated last month
- Snapshot of the vectorized MMU that lines up with the vectorized MMU blog☆23Updated 5 years ago
- Clairvoyance LLVM Tools. Instruction scheduling targeting long latency loads.☆14Updated 6 years ago
- A low-level intermediate representation for hardware description languages☆28Updated 5 years ago
- Videocore Backend for llvm☆23Updated 10 years ago
- Apple Firestorm/Icestorm CPU microarchitecture docs☆246Updated 2 years ago
- InstLatX64_Demo☆45Updated last month
- Code which loads custom ISA on Intel Haswell GPUs☆47Updated 9 years ago
- ☆42Updated 4 months ago