dougallj / asilLinks
☆33Updated last year
Alternatives and similar repositories for asil
Users that are interested in asil are comparing it to the libraries listed below
Sorting:
- GNU Superoptimizer Version 2☆26Updated 4 years ago
- Sled System Emulator☆28Updated 2 weeks ago
- ☆48Updated 2 months ago
- Performance Counter Measurements at the cycle granularity☆18Updated 4 years ago
- Microbenchmarking experiments on Zen 2 machines☆20Updated 3 years ago
- Instruction latency & throughput profiler for AArch64☆39Updated 2 months ago
- Tools to process ARM's Machine Readable Architecture Specification☆134Updated 5 years ago
- A minimal (really) out-of-tree MLIR example☆45Updated 2 months ago
- Videocore Backend for llvm☆22Updated 10 years ago
- CPU Ultimate Latency Test.☆111Updated last month
- A low-level intermediate representation for hardware description languages☆28Updated 5 years ago
- CacheFlow is a Linux kernel module that exposes the contents of the last-level cache on *most* ARM machines.☆17Updated last year
- Reviving the old comp-arch.net wiki?☆18Updated 2 years ago
- A description of Minotaur can be found in https://arxiv.org/abs/2306.00229.☆112Updated last month
- x86-64, ARM, and RVV intrinsics viewer☆63Updated 3 weeks ago
- ROB size testing utility☆157Updated 3 years ago
- A terminal viewer for x86 instruction/intrinsic information using Python 3 + curses☆128Updated 2 years ago
- Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model☆88Updated 3 months ago
- A collection of (public) notes on assorted topics☆79Updated 2 months ago
- immintrin_dbg.h is an include file, a wrapper around immintrin.h. It implements most of AVX, AVX2, AVX-512 vector intrinsics to enable so…☆58Updated 2 years ago
- Apple Firestorm/Icestorm CPU microarchitecture docs☆245Updated 2 years ago
- Fork of LLVM adding CHERI support☆57Updated 2 weeks ago
- RISC-V Instruction Set Metadata☆41Updated 7 years ago
- Snapshot of the vectorized MMU that lines up with the vectorized MMU blog☆22Updated 5 years ago
- RISC-V Disassembler with support for RV32/RV64/RV128 IMAFDC☆101Updated 3 years ago
- Measures microarchitectural details such as ROB size. Like https://github.com/travisdowns/robsize but without runtime code generation, wh…☆131Updated 4 years ago
- Microbenchmarks for x86_64 kernel entry methods☆19Updated 3 years ago
- Embedded Universal DSL: a good DSL for us, by us☆48Updated this week
- Clairvoyance LLVM Tools. Instruction scheduling targeting long latency loads.☆14Updated 6 years ago
- Stub example hypervisor for AArch64 intended to allow other hypervisors to become resident later☆21Updated 3 years ago