Alternatives and similar repositories for asil

Users that are interested in asil are comparing it to the libraries listed below

• shacron / sled
  Sled System Emulator
  ☆28Updated 2 months ago
• ocxtal / insn_bench_aarch64
  Instruction latency & throughput profiler for AArch64
  ☆34Updated this week
• weirdindiankid / cacheflow
  CacheFlow is a Linux kernel module that exposes the contents of the last-level cache on *most* ARM machines.
  ☆17Updated last year
• llvm / eudsl
  Embedded Universal DSL: a good DSL for us, by us
  ☆40Updated this week
• ARM-software / asl-interpreter
  Example implementation of Arm's Architecture Specification Language (ASL)
  ☆118Updated 5 years ago
• rems-project / sail-arm
  Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model
  ☆80Updated 2 weeks ago
• embecosm / gso2
  GNU Superoptimizer Version 2
  ☆26Updated 4 years ago
• dzaima / intrinsics-viewer
  x86-64, ARM, and RVV intrinsics viewer
  ☆48Updated 2 months ago
• eigenform / lamina
  Microbenchmarking experiments on Zen 2 machines
  ☆16Updated 3 years ago
• hrw / arm-socs-table
  Table of ARM SoC and their features
  ☆56Updated 2 weeks ago
• gamozolabs / vectorized_mmu
  Snapshot of the vectorized MMU that lines up with the vectorized MMU blog
  ☆22Updated 5 years ago
• maerhart / llhd
  A low-level intermediate representation for hardware description languages
  ☆28Updated 5 years ago
• makslevental / mmlir
  A minimal (really) out-of-tree MLIR example
  ☆44Updated 3 weeks ago
• tobiasgrosser / polyhedral.info
  ☆20Updated 2 years ago
• AndyGlew / comp-arch.net
  Reviving the old comp-arch.net wiki?
  ☆18Updated 2 years ago
• b-shi / PMC-PMI
  Performance Counter Measurements at the cycle granularity
  ☆18Updated 4 years ago
• jvstech / float-compare-pass
  Fork of LLVM for demonstrating optimization pass development
  ☆30Updated 2 years ago
• michaeljclark / riscv-meta
  RISC-V Instruction Set Metadata
  ☆41Updated 6 years ago
• pydrofoil / pydrofoil
  A fast RISC-V emulator based on the RISC-V Sail model, and an experimental ARM one
  ☆75Updated this week
• alastairreid / mra_tools
  Tools to process ARM's Machine Readable Architecture Specification
  ☆131Updated 5 years ago
• joeywang4 / Transient-Weird-Machine
  Microarchitectural weird machine implementation using exceptions, TSX, branch predictors, and branch target buffers.
  ☆14Updated 2 years ago
• freeCompilerCamp / freecompilercamp.github.io
  The website for freeCompilerCamp's classroom tutorials, using Github Pages.
  ☆32Updated 3 years ago
• dtcxzyw / llvm-ub-aware-interpreter
  UB-aware interpreter for LLVM debugging
  ☆29Updated 3 weeks ago
• phire / llvm
  Videocore Backend for llvm
  ☆22Updated 10 years ago
• jowinter / dmacu
  Minimal CPU Emulator Powered by the ARM PL080 DMA Controller
  ☆36Updated 11 months ago
• trailofbits / macroni
  C and C++ compiler frontend using PASTA to parse code, and VAST to represent the code as MLIR.
  ☆42Updated 10 months ago
• lifting-bits / gap
  A utility library to bridge llvm and mlir gaps.
  ☆13Updated 6 months ago
• xiangzhai / dragonegg
  DragonEgg has been migrated to GCC 8 and LLVM 6 but also able to work for GCC 4.8 and LLVM 3.3
  ☆19Updated 6 years ago
• CTSRD-CHERI / qemu
  QEMU with support for CHERI
  ☆58Updated 2 weeks ago
• minotaur-toolkit / minotaur
  A description of Minotaur can be found in https://arxiv.org/abs/2306.00229.
  ☆109Updated 11 months ago