Alternatives and similar repositories for asil

Users that are interested in asil are comparing it to the libraries listed below

• ocxtal / insn_bench_aarch64
  Instruction latency & throughput profiler for AArch64
  ☆39Updated last month
• eigenform / lamina
  Microbenchmarking experiments on Zen 2 machines
  ☆20Updated 3 years ago
• embecosm / gso2
  GNU Superoptimizer Version 2
  ☆26Updated 4 years ago
• shacron / sled
  Sled System Emulator
  ☆28Updated 5 months ago
• dzaima / intrinsics-viewer
  x86-64, ARM, and RVV intrinsics viewer
  ☆57Updated last week
• herumi / xbyak_riscv
  ☆49Updated last month
• weirdindiankid / cacheflow
  CacheFlow is a Linux kernel module that exposes the contents of the last-level cache on *most* ARM machines.
  ☆17Updated last year
• b-shi / PMC-PMI
  Performance Counter Measurements at the cycle granularity
  ☆18Updated 4 years ago
• asmjit / cult
  CPU Ultimate Latency Test.
  ☆111Updated 3 weeks ago
• llvm / eudsl
  Embedded Universal DSL: a good DSL for us, by us
  ☆45Updated last week
• AndyGlew / comp-arch.net
  Reviving the old comp-arch.net wiki?
  ☆18Updated 2 years ago
• phire / llvm
  Videocore Backend for llvm
  ☆22Updated 10 years ago
• alastairreid / mra_tools
  Tools to process ARM's Machine Readable Architecture Specification
  ☆133Updated 5 years ago
• blitz / kernel_entry_benchmark
  Microbenchmarks for x86_64 kernel entry methods
  ☆19Updated 3 years ago
• nspin / hs-arm
  (Dis)assembler and analyzer generated from the machine-readable ARMv8.3-A specification
  ☆27Updated 7 years ago
• intel / pinball2elf
  ☆40Updated 2 months ago
• maerhart / llhd
  A low-level intermediate representation for hardware description languages
  ☆28Updated 5 years ago
• rmmh / whomp
  reverse engineering branch predictors
  ☆17Updated 9 years ago
• Themaister / MIPS-LLVM-Jitter
  A simple MIPS to LLVM IR recompiler with ahead-of-time recompilation support
  ☆44Updated 5 years ago
• michaeljclark / riscv-meta
  RISC-V Instruction Set Metadata
  ☆41Updated 6 years ago
• michaeljclark / riscv-disassembler
  RISC-V Disassembler with support for RV32/RV64/RV128 IMAFDC
  ☆100Updated 3 years ago
• makslevental / mmlir
  A minimal (really) out-of-tree MLIR example
  ☆45Updated last month
• JuliaLLVM / llvm-downgrade
  Fork of LLVM with support for downgrading bitcode.
  ☆19Updated 4 months ago
• Veedrac / microarchitecturometer
  Measures microarchitectural details such as ROB size. Like https://github.com/travisdowns/robsize but without runtime code generation, wh…
  ☆131Updated 4 years ago
• gamozolabs / vectorized_mmu
  Snapshot of the vectorized MMU that lines up with the vectorized MMU blog
  ☆22Updated 5 years ago
• nickgildea / z3_codegen
  A toy code generator (i.e. "program synthesis") using the Z3 solver
  ☆35Updated 7 years ago
• lcq2 / risc-666
  RISC-V user-mode emulator that runs DooM
  ☆55Updated 6 years ago
• intel / Immintrin-debug
  immintrin_dbg.h is an include file, a wrapper around immintrin.h. It implements most of AVX, AVX2, AVX-512 vector intrinsics to enable so…
  ☆58Updated 2 years ago
• twest820 / AVX-512
  AVX-512 documentation beyond what Intel provides
  ☆55Updated last year
• rems-project / sail-arm
  Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model
  ☆88Updated 3 months ago