dougallj / asilLinks
☆33Updated last year
Alternatives and similar repositories for asil
Users that are interested in asil are comparing it to the libraries listed below
Sorting:
- Instruction latency & throughput profiler for AArch64☆42Updated 4 months ago
- GNU Superoptimizer Version 2☆26Updated 4 years ago
- Sled System Emulator☆28Updated 2 months ago
- x86-64, ARM, and RVV intrinsics viewer☆76Updated last month
- CacheFlow is a Linux kernel module that exposes the contents of the last-level cache on *most* ARM machines.☆17Updated last year
- Microbenchmarking experiments on Zen 2 machines☆21Updated 3 years ago
- ☆50Updated last month
- Measures microarchitectural details such as ROB size. Like https://github.com/travisdowns/robsize but without runtime code generation, wh…☆132Updated 4 years ago
- Table of ARM SoC and their features☆61Updated last month
- Use hardware performance counters to find mapping of addresses to L3 slices in Intel processors☆17Updated 2 years ago
- Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model☆90Updated last week
- A minimal (really) out-of-tree MLIR example☆46Updated 5 months ago
- Tools to process ARM's Machine Readable Architecture Specification☆136Updated 6 years ago
- Performance Counter Measurements at the cycle granularity☆18Updated 4 years ago
- ROB size testing utility☆158Updated 4 years ago
- Apple Firestorm/Icestorm CPU microarchitecture docs☆250Updated 2 years ago
- Microarchitectural weird machine implementation using exceptions, TSX, branch predictors, and branch target buffers.☆17Updated 2 years ago
- A low-level intermediate representation for hardware description languages☆28Updated 5 years ago
- InstLatX64_Demo☆45Updated 3 months ago
- Intel® Instrumentation and Tracing Technology (ITT) and Just-In-Time (JIT) APIs☆127Updated this week
- CPU Ultimate Latency Test.☆117Updated 4 months ago
- Fork of LLVM adding CHERI support☆61Updated this week
- LLVM backend for the J2 Core (Hitachi SuperH SH-2 clone)☆24Updated 8 years ago
- RISC-V Disassembler with support for RV32/RV64/RV128 IMAFDC☆101Updated 3 years ago
- Reviving the old comp-arch.net wiki?☆18Updated 2 years ago
- Clairvoyance LLVM Tools. Instruction scheduling targeting long latency loads.☆14Updated 6 years ago
- A fast RISC-V emulator based on the RISC-V Sail model, and an experimental ARM one☆83Updated last month
- A collection of (public) notes on assorted topics☆79Updated 4 months ago
- Fork of LLVM with support for downgrading bitcode.☆19Updated 7 months ago
- A description of Minotaur can be found in https://arxiv.org/abs/2306.00229.☆124Updated last week