dougallj / asil
☆29Updated 11 months ago
Alternatives and similar repositories for asil:
Users that are interested in asil are comparing it to the libraries listed below
- Instruction latency & throughput profiler for AArch64☆34Updated last year
- Sled System Emulator☆28Updated last week
- Microbenchmarking experiments on Zen 2 machines☆16Updated 2 years ago
- Performance Counter Measurements at the cycle granularity☆18Updated 3 years ago
- InstLatX64_Demo☆43Updated 2 weeks ago
- x86-64, ARM, and RVV intrinsics viewer☆43Updated 3 weeks ago
- ☆46Updated 2 weeks ago
- A minimal (really) out-of-tree MLIR example☆44Updated this week
- Embedded Universal DSL: a good DSL for us, by us☆36Updated this week
- Example implementation of Arm's Architecture Specification Language (ASL)☆115Updated 5 years ago
- A low-level intermediate representation for hardware description languages☆28Updated 4 years ago
- CacheFlow is a Linux kernel module that exposes the contents of the last-level cache on *most* ARM machines.☆16Updated 10 months ago
- The new home for CnC Tests and Framework Libaries☆57Updated 4 months ago
- ROB size testing utility☆147Updated 3 years ago
- GNU Superoptimizer Version 2☆26Updated 3 years ago
- Table of ARM SoC and their features☆53Updated last month
- Microbenchmarks for x86_64 kernel entry methods☆18Updated 3 years ago
- Fork of LLVM for demonstrating optimization pass development☆31Updated 2 years ago
- A description of Minotaur can be found in https://arxiv.org/abs/2306.00229.☆105Updated 9 months ago
- AVX-512 documentation beyond what Intel provides☆48Updated last year
- Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model☆79Updated last month
- Use hardware performance counters to find mapping of addresses to L3 slices in Intel processors☆14Updated last year
- Fiber-based SystemVerilog Simulator.☆25Updated 2 years ago
- UB-aware interpreter for LLVM debugging☆27Updated this week
- Measures microarchitectural details such as ROB size. Like https://github.com/travisdowns/robsize but without runtime code generation, wh…☆128Updated 4 years ago
- Fork of LLVM adding CHERI support☆52Updated last week
- A collection of (public) notes on assorted topics☆76Updated last month
- Develop toolchain based on llvm to for Cpu0 processor☆45Updated last year
- Videocore Backend for llvm☆21Updated 10 years ago
- ☆20Updated 2 years ago