dougallj / asil
☆28Updated 8 months ago
Alternatives and similar repositories for asil:
Users that are interested in asil are comparing it to the libraries listed below
- Instruction latency & throughput profiler for AArch64☆32Updated last year
- A minimal (really) out-of-tree MLIR example☆37Updated last month
- ☆41Updated 2 months ago
- InstLatX64_Demo☆41Updated 3 weeks ago
- Sled System Emulator☆28Updated this week
- x86-64, ARM, and RVV intrinsics viewer☆41Updated last month
- GNU Superoptimizer Version 2☆26Updated 3 years ago
- Performance Counter Measurements at the cycle granularity☆18Updated 3 years ago
- Example implementation of Arm's Architecture Specification Language (ASL)☆115Updated 5 years ago
- Embedded Universal DSL: a good DSL for us, by us☆32Updated this week
- Microbenchmarking experiments on Zen 2 machines☆16Updated 2 years ago
- A description of Minotaur can be found in https://arxiv.org/abs/2306.00229.☆100Updated 6 months ago
- The website for freeCompilerCamp's classroom tutorials, using Github Pages.☆32Updated 3 years ago
- A collection of (public) notes on assorted topics☆74Updated 2 weeks ago
- Fork of LLVM with support for downgrading bitcode.☆19Updated last month
- A low-level intermediate representation for hardware description languages☆28Updated 4 years ago
- Reviving the old comp-arch.net wiki?☆18Updated last year
- CacheFlow is a Linux kernel module that exposes the contents of the last-level cache on *most* ARM machines.☆16Updated 7 months ago
- ☆56Updated last week
- Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model☆77Updated this week
- A terminal viewer for x86 instruction/intrinsic information using Python 3 + curses☆128Updated 2 years ago
- Code which loads custom ISA on Intel Haswell GPUs☆47Updated 8 years ago
- LLVM backend for m88k architecture☆49Updated last week
- DExTer - Debug Experience Tester☆33Updated 3 years ago
- Table of ARM SoC and their features☆49Updated this week
- Fork of LLVM for demonstrating optimization pass development☆31Updated last year
- CHERI-RISC-V model written in Sail☆57Updated last week
- Info on enabling AVX-512 on Alder Lake☆41Updated 2 years ago
- A utility library to bridge llvm and mlir gaps.☆13Updated last month
- ☆20Updated last year