Alternatives and similar repositories for build-and-verify

Users that are interested in build-and-verify are comparing it to the libraries listed below

• five-embeddev / riscv-scratchpad
  RISC-V Scratchpad
  ☆74Updated 3 years ago
• polarfire-soc / polarfire-soc-bare-metal-examples
  Bare metal example software projects for PolarFire SoC
  ☆42Updated 6 months ago
• polarfire-soc / polarfire-soc-documentation
  PolarFire SoC Documentation
  ☆62Updated last month
• polarfire-soc / hart-software-services
  PolarFire SoC hart software services
  ☆50Updated 2 weeks ago
• chipsalliance / f4pga-examples
  Example designs showing different ways to use F4PGA toolchains.
  ☆282Updated last year
• wallento / wavedrompy
  WaveDrom compatible python command line
  ☆112Updated 2 years ago
• slaclab / ruckus
  FPGA and Digital ASIC Build System
  ☆81Updated this week
• SanDisk-Open-Source / pyvcd
  Python package for writing Value Change Dump (VCD) files.
  ☆130Updated last year
• Xilinx / meta-xilinx-tools
  Yocto Project layer enables AMD Xilinx tools related metadata for MicroBlaze, Zynq, ZynqMP and Versal devices.
  ☆66Updated 2 months ago
• wavedrom / vcdrom
  VCD viewer
  ☆101Updated 5 months ago
• Xilinx / bootgen
  bootgen source code
  ☆57Updated 2 months ago
• chipsalliance / f4pga
  FOSS Flow For FPGA
  ☆424Updated last year
• robseb / rsyocto
  🤖 SoCFPGA: Open-Source Embedded Linux Distribution with a highly flexible build system, developed for Intel (ALTERA) SoC-FPGAs (Cyclone …
  ☆115Updated 4 years ago
• embench / embench-iot
  The main Embench repository
  ☆301Updated last year
• os-fpga / FOEDAG
  Framework Open EDA Gui
  ☆73Updated last year
• edaa-org / pyEDAA.IPXACT
  An IP-XACT DOM for IEEE 1685-2014 in Python.
  ☆31Updated 2 weeks ago
• riscv-non-isa / tg-nexus-trace
  RISC-V Nexus Trace TG documentation and reference code
  ☆57Updated this week
• machineware-gmbh / vcml
  A modeling library with virtual components for SystemC and TLM simulators
  ☆179Updated this week
• kevinpt / symbolator
  HDL symbol generator
  ☆200Updated 3 years ago
• kactus2 / kactus2dev
  Kactus2 is a graphical EDA tool based on the IP-XACT standard.
  ☆243Updated 2 weeks ago
• TripRichert / viv-prj-gen
  tcl scripts used to build or generate vivado projects automatically
  ☆34Updated 2 years ago
• Nic30 / hwt
  VHDL/Verilog/SystemC code generator, simulator API written in python/c++
  ☆220Updated last month
• antmicro / fastvdma
  Antmicro's fast, vendor-neutral DMA IP in Chisel
  ☆129Updated 8 months ago
• missinglinkelectronics / fpga-vbs
  Vivado build system
  ☆70Updated last month
• Toroid-io / vcd2wavedrom
  Python script to transform a VCD file to wavedrom format
  ☆84Updated 3 years ago
• z4yx / petalinux-docker
  Dockerfile to build docker images with Petalinux (Tested on version 2018.3~2021.1)
  ☆121Updated 3 years ago
• fusesoc / fusesoc-cores
  FuseSoC standard core library
  ☆151Updated last month
• ARM-software / coresight-wire-protocol
  Coresight Wire Protocol (CSWP) Server/Client and streaming trace examples.
  ☆28Updated 6 months ago
• hdl / awesome
  A curated list of awesome resources for HDL design and verification
  ☆169Updated last week
• intel / systemc-compiler
  This tool translates synthesizable SystemC code to synthesizable SystemVerilog.
  ☆300Updated 2 weeks ago