Alternatives and similar repositories for COGBT:

Users that are interested in COGBT are comparing it to the libraries listed below

• rrwhx / LA_EMU
  Loongarch Emulator
  ☆18Updated 4 months ago
• IPADS-DuVisor / kvm-tutorial
  ☆22Updated last year
• jiegec / unofficial-loongarch-intrinsics-guide
  Unofficial LoongArch Intrinsics Guide
  ☆41Updated 3 weeks ago
• OS-F-4 / usr-intr
  项目的主仓库
  ☆23Updated 2 years ago
• KuangjuX / hypocaust-2
  hypocaust-2, a type-1 hypervisor with H extension run on RISC-V machine
  ☆54Updated last year
• jiegec / kb
  My knowledge base
  ☆42Updated last week
• jiegec / cpu-micro-benchmarks
  CPU micro benchmarks
  ☆45Updated 3 weeks ago
• kvm-riscv / linux
  Linux KVM RISC-V repo
  ☆54Updated this week
• ISRC-CAS / tarsier-oerv
  Project magament for porting openEuler to RISC-V
  ☆34Updated last year
• meow-chip / MeowV64
  A superscalar RISC-V CPU with out-of-order execution and multi-core support
  ☆56Updated 3 years ago
• comparch-security / FlexiCAS
  A Flexible Cache Architectural Simulator
  ☆13Updated 2 months ago
• TianhuaTao / uCore-SMP
  A Symmetric Multiprocessing OS Kernel over RISC-V
  ☆30Updated 2 years ago
• loongson-community / docs
  Collection of Loongson products' public documentation
  ☆69Updated last week
• kvm-riscv / howto
  KVM RISC-V HowTOs
  ☆46Updated 2 years ago
• LoongsonLab / loongsonlab.github.io
  ☆11Updated 7 months ago
• xen0n / larva
  PoC LoongArch - RISC-V emulator
  ☆32Updated last year
• riscv / riscv-control-transfer-records
  This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…
  ☆19Updated this week
• Martins3 / loongson-dune
  Process virtualization based on KVM. More useable, stable and practical than Stanford Dune.
  ☆21Updated 2 years ago
• OpenXiangShan / Deterload
  Xiangshan deterministic workloads generator
  ☆16Updated last week
• Martins3 / Bare-Metal-Binary-Translator
  裸金属二进制翻译器的设计和实现
  ☆39Updated 2 years ago
• jiegec / la-inst
  Examine and discover LoongArch instructions
  ☆14Updated last year
• jiegec / cpu
  Microarchitecture diagrams of several CPUs
  ☆24Updated 3 weeks ago
• oscomp / proj6-user-level-interrupt
  基于FPGA实现用户态中断硬件机制与优化操作系统内核
  ☆9Updated last year
• syswonder / hvisor
  a Rust Hypervisor for mission-critical system
  ☆52Updated this week
• dramforever / opensbi-h
  WIP: A fork of OpenSBI, with software-emulated hypervisor extension support
  ☆35Updated last year
• foxhoundsk / FlexSC
  Implementation of FlexSC on Linux Kernel v5.0+ and Performance Analysis
  ☆19Updated 4 years ago
• Oyami-Srk / RISCV-GDB-Paging
  Paging Debug tool for GDB using python
  ☆13Updated 2 years ago
• LainChip / LainCore
  Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.
  ☆38Updated 6 months ago
• riscvarchive / riscv-tee
  ☆38Updated 2 years ago