Alternatives and similar repositories for COGBT

Users that are interested in COGBT are comparing it to the libraries listed below

• jiegec / cpu-micro-benchmarks
  CPU micro benchmarks
  ☆69Updated last month
• KuangjuX / hypocaust-2
  hypocaust-2, a type-1 hypervisor with H extension run on RISC-V machine
  ☆58Updated 2 years ago
• jiegec / kb
  My knowledge base
  ☆74Updated last week
• jiegec / unofficial-loongarch-intrinsics-guide
  Unofficial LoongArch Intrinsics Guide
  ☆62Updated 4 months ago
• IPADS-DuVisor / kvm-tutorial
  ☆23Updated 2 years ago
• cyyself / cemu
  A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …
  ☆119Updated last year
• TianhuaTao / uCore-SMP
  A Symmetric Multiprocessing OS Kernel over RISC-V
  ☆32Updated 3 years ago
• rrwhx / LA_EMU
  Loongarch Emulator
  ☆19Updated 9 months ago
• OS-F-4 / usr-intr
  项目的主仓库
  ☆25Updated 3 years ago
• chyyuu / thoughts
  ☆42Updated 2 years ago
• loongson-community / docs
  Collection of Loongson products' public documentation
  ☆88Updated last month
• Oyami-Srk / RISCV-GDB-Paging
  Paging Debug tool for GDB using python
  ☆13Updated 3 years ago
• howardlau1999 / yatcpu
  Yet another toy CPU.
  ☆93Updated 2 years ago
• dramforever / urvirt
  User-mode trap-and-emulate hypervisor for RISC-V
  ☆14Updated 3 years ago
• hellollvm / nanpanjiang-project
  由HelloLLVM社区主席邱吉博士发起，联合HelloGCC等技术社区，推出了「南盘江计划」，致力于帮助更多的女性工程师在编译等基础软件领域实现个人职业目标。
  ☆39Updated 5 months ago
• ksco / rvemu
  A simple and fast RISC-V JIT emulator.
  ☆153Updated last year
• jiegec / cpu
  Microarchitecture diagrams of several CPUs
  ☆44Updated last week
• kvm-riscv / linux
  Linux KVM RISC-V repo
  ☆59Updated 2 weeks ago
• yhtzd / skyloft
  Skyloft: A General High-Efficient Scheduling Framework in User Space (SOSP 2024)
  ☆36Updated last year
• dramforever / opensbi-h
  [No longer active] A fork of OpenSBI, with software-emulated hypervisor extension support
  ☆41Updated 3 months ago
• jiegec / la-inst
  Examine and discover LoongArch instructions
  ☆21Updated 5 months ago
• meow-chip / MeowV64
  A superscalar RISC-V CPU with out-of-order execution and multi-core support
  ☆61Updated 3 years ago
• xen0n / larva
  PoC LoongArch - RISC-V emulator
  ☆32Updated 2 years ago
• Martins3 / Bare-Metal-Binary-Translator
  裸金属二进制翻译器的设计和实现
  ☆47Updated 8 months ago
• kernel-cyrus / kernel-tour
  Tiny simple things inside the kernel
  ☆27Updated 6 months ago
• syswonder / hvisor
  safe type-1 Rust Hypervisor for edge devices
  ☆154Updated this week
• rustsbi / rustsbi-hifive-unmatched
  RustSBI support on SiFive FU740 board; FU740 is a five-core heterogeneous processor with four SiFive U74 cores, and one SiFive S7 core
  ☆17Updated 2 years ago
• jiegec / rvv-kernels
  Implements kernels with RISC-V Vector
  ☆22Updated 2 years ago
• DCSec / HyperBench
  HyperBench: A Benchmark Suite for Virtualization Capabilities
  ☆32Updated 6 years ago
• js2xxx / umi
  An RISC-V experimental OS
  ☆25Updated 2 years ago