Compile Optimization Guided Binary Translator (using llvm as infrastructure)
☆52Aug 12, 2024Updated last year
Alternatives and similar repositories for COGBT
Users that are interested in COGBT are comparing it to the libraries listed below
Sorting:
- Loongarch Emulator☆19Mar 14, 2025Updated 11 months ago
- [TACO 2024] A hardware prefetching framework employing Tyche, a hardware prefetcher designed for indirect memory access patterns.☆25Apr 15, 2024Updated last year
- 替代spec官方的runspec脚本，可以运行在spec的命令前加上前缀命令，用于收集各种信息☆14Updated this week
- Documentation for kernel rookie☆10Dec 11, 2020Updated 5 years ago
- libLoL (LoongArch on LoongArch): Old-world ABI compatibility runtime☆41Nov 29, 2025Updated 3 months ago
- Dump Apple PMU counter definitions from `/usr/share/kpep` in macOS☆16Jan 8, 2026Updated last month
- Run SPEC CPU 2017 benchmark on OpenHarmony/HarmonyOS NEXT☆35Jun 18, 2025Updated 8 months ago
- Implementing the Precise Runahead (HPCA'20) in gem5☆13Oct 5, 2023Updated 2 years ago
- Dockerfile with Vivado for CI☆27Apr 17, 2020Updated 5 years ago
- ☆21Jul 28, 2025Updated 7 months ago
- Implements kernels with RISC-V Vector☆22Mar 24, 2023Updated 2 years ago
- Tiny simple things inside the kernel☆27Jun 12, 2025Updated 8 months ago
- VSCodium for LoongArch with system-wide Electron.☆12Dec 14, 2023Updated 2 years ago
- University of Queensland Binary Translation framework☆26Mar 11, 2019Updated 6 years ago
- An MLIR-based AI compiler designed for Python frontend to RISC-V DSA☆13Oct 10, 2024Updated last year
- Vijos: Vijos Isn't Just an Operating System☆10May 31, 2020Updated 5 years ago
- A hand-written recursive decent Verilog parser.☆10Jan 30, 2026Updated last month
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Sep 9, 2021Updated 4 years ago
- Amazon F1-inspired Xilinx VCU118 hardware design framework☆13Jan 4, 2021Updated 5 years ago
- CI scripts for systemd upstream/downstream testing using the CentOS CI infrastructure☆12Nov 25, 2025Updated 3 months ago
- Binary translation in Rust☆13Jun 22, 2020Updated 5 years ago
- 使用invokedynamic实现的零依赖StableValue用于取代DCL模式☆12Sep 23, 2025Updated 5 months ago
- Compiling finite generators to digital logic. WIP☆13Aug 24, 2020Updated 5 years ago
- A suite of simple programs to test Intels' TSX extension☆14May 13, 2017Updated 8 years ago
- ☆37Jan 22, 2026Updated last month
- chipyard in mill :P☆77Nov 20, 2023Updated 2 years ago
- A simple compiler for compiling SysY language into ARMv7-A instructions.☆12May 14, 2021Updated 4 years ago
- A Rocket-Chip with a Dynamically Randomized LLC☆13Sep 18, 2024Updated last year
- An RDP to VNC bridge☆12Feb 21, 2018Updated 8 years ago
- Unofficial LoongArch Intrinsics Guide☆69Dec 25, 2025Updated 2 months ago
- A 3d printed case design for Lichee Pi 4A☆11May 13, 2023Updated 2 years ago
- Open-Source EDA workshop for RISC-V community☆12Jul 27, 2022Updated 3 years ago
- A four-10gbe-port dual-stack router with IPv4 and IPv6 translation support.☆30May 14, 2020Updated 5 years ago
- The documentation for LoongArch.☆273Mar 27, 2025Updated 11 months ago
- Remote JTAG server for remote debugging☆43Dec 31, 2025Updated 2 months ago
- 《自己动手写AI编译器》☆33Oct 19, 2024Updated last year
- ☆12May 13, 2025Updated 9 months ago
- PA + Labs for Operating Systems 2019 course in NJU taught by JYY.☆12Aug 6, 2019Updated 6 years ago
- 📥 🎯 (1,4/4) an MLIR-based toolchain with Vitis HLS LLVM input/output targeting FPGAs.☆14Nov 15, 2022Updated 3 years ago