cogbt / COGBTLinks
Compile Optimization Guided Binary Translator (using llvm as infrastructure)
☆52Updated last year
Alternatives and similar repositories for COGBT
Users that are interested in COGBT are comparing it to the libraries listed below
Sorting:
- hypocaust-2, a type-1 hypervisor with H extension run on RISC-V machine☆59Updated 2 years ago
- ☆23Updated 2 years ago
- CPU micro benchmarks☆75Updated 2 weeks ago
- Unofficial LoongArch Intrinsics Guide☆67Updated last month
- My knowledge base☆77Updated last week
- A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …☆119Updated last year
- Examine and discover LoongArch instructions☆22Updated 6 months ago
- 项目的主仓库☆25Updated 3 years ago
- A Symmetric Multiprocessing OS Kernel over RISC-V☆32Updated 3 years ago
- Archive of Loongson products' public documentation / 龙芯产品公开文档存档☆90Updated last week
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Updated 3 years ago
- LoongArch Architecture Translator☆219Updated this week
- safe type-1 Rust Hypervisor for edge devices☆164Updated this week
- Loongarch Emulator☆19Updated 10 months ago
- ☆42Updated 2 years ago
- User-mode trap-and-emulate hypervisor for RISC-V☆14Updated 3 years ago
- Yet another toy CPU.☆92Updated 2 years ago
- 裸金属二进制翻译器的设计和实现☆47Updated 10 months ago
- An RISC-V experimental OS☆25Updated 2 years ago
- [No longer active] A fork of OpenSBI, with software-emulated hypervisor extension support☆42Updated 5 months ago
- Rcore Virtual Machine☆115Updated last year
- PoC LoongArch - RISC-V emulator☆32Updated 2 years ago
- RustSBI support on SiFive FU740 board; FU740 is a five-core heterogeneous processor with four SiFive U74 cores, and one SiFive S7 core☆17Updated 2 years ago
- 可移植的 RISC-V 解释执行模拟器。模拟了常见的SoC外设，支持运行主线Linux。A portable RISC-V emulator working in instruction-interpreting way. Common SoC peripherals ar…☆93Updated last year
- Process virtualization based on KVM. More useable, stable and practical than Stanford Dune.☆25Updated 3 years ago
- Implements kernels with RISC-V Vector☆22Updated 2 years ago
- Super fast RISC-V ISA emulator for XiangShan processor☆307Updated last week
- This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…☆23Updated 11 months ago
- Hypervisor written in Rust for the RISC-V 1.0 hypervisor extension☆16Updated last year
- Paging Debug tool for GDB using python☆13Updated 3 years ago