Alternatives and similar repositories for COGBT

Users that are interested in COGBT are comparing it to the libraries listed below

• jiegec / cpu-micro-benchmarks
  CPU micro benchmarks
  ☆58Updated 3 weeks ago
• KuangjuX / hypocaust-2
  hypocaust-2, a type-1 hypervisor with H extension run on RISC-V machine
  ☆55Updated last year
• IPADS-DuVisor / kvm-tutorial
  ☆23Updated 2 years ago
• jiegec / unofficial-loongarch-intrinsics-guide
  Unofficial LoongArch Intrinsics Guide
  ☆58Updated last week
• dramforever / opensbi-h
  WIP: A fork of OpenSBI, with software-emulated hypervisor extension support
  ☆39Updated 4 months ago
• jiegec / la-inst
  Examine and discover LoongArch instructions
  ☆17Updated last year
• jiegec / kb
  My knowledge base
  ☆62Updated this week
• cyyself / cemu
  A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …
  ☆117Updated 8 months ago
• android-la64 / docs
  ☆19Updated 4 months ago
• TianhuaTao / uCore-SMP
  A Symmetric Multiprocessing OS Kernel over RISC-V
  ☆31Updated 3 years ago
• OS-F-4 / usr-intr
  项目的主仓库
  ☆25Updated 2 years ago
• dramforever / urvirt
  User-mode trap-and-emulate hypervisor for RISC-V
  ☆13Updated 3 years ago
• jiegec / cpu
  Microarchitecture diagrams of several CPUs
  ☆37Updated last week
• meow-chip / MeowV64
  A superscalar RISC-V CPU with out-of-order execution and multi-core support
  ☆62Updated 3 years ago
• Martins3 / loongson-dune
  Process virtualization based on KVM. More useable, stable and practical than Stanford Dune.
  ☆21Updated 2 years ago
• Oyami-Srk / RISCV-GDB-Paging
  Paging Debug tool for GDB using python
  ☆13Updated 3 years ago
• syswonder / hvisor
  a Rust Hypervisor for mission-critical system
  ☆109Updated this week
• rrwhx / LA_EMU
  Loongarch Emulator
  ☆19Updated 4 months ago
• chyyuu / thoughts
  ☆42Updated last year
• kvm-riscv / linux
  Linux KVM RISC-V repo
  ☆58Updated last week
• CircuitCoder / ChannelOS
  What if everything is a io_uring?
  ☆16Updated 2 years ago
• xen0n / larva
  PoC LoongArch - RISC-V emulator
  ☆32Updated last year
• thu-cs-lab / verilog-coding-standard
  Recommended coding standard of Verilog and SystemVerilog.
  ☆34Updated 3 years ago
• LainChip / LainCore
  Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.
  ☆42Updated 11 months ago
• howardlau1999 / yatcpu
  Yet another toy CPU.
  ☆91Updated last year
• riscv / riscv-spmp
  The repo contains the SPMP architectural specification, which includes capabilities like access control of read/write/execute requests by…
  ☆17Updated last week
• jiegec / rvv-kernels
  Implements kernels with RISC-V Vector
  ☆22Updated 2 years ago
• riscv / riscv-control-transfer-records
  This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…
  ☆21Updated 4 months ago
• loongson-community / docs
  Collection of Loongson products' public documentation
  ☆78Updated 3 months ago
• yhtzd / skyloft
  Skyloft: A General High-Efficient Scheduling Framework in User Space (SOSP 2024)
  ☆36Updated 9 months ago