Alternatives and similar repositories for COGBT

Users that are interested in COGBT are comparing it to the libraries listed below

• KuangjuX / hypocaust-2
  hypocaust-2, a type-1 hypervisor with H extension run on RISC-V machine
  ☆58Updated 2 years ago
• cyyself / cemu
  A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …
  ☆119Updated last year
• IPADS-DuVisor / kvm-tutorial
  ☆23Updated 2 years ago
• jiegec / cpu-micro-benchmarks
  CPU micro benchmarks
  ☆73Updated 2 months ago
• jiegec / kb
  My knowledge base
  ☆75Updated last week
• TianhuaTao / uCore-SMP
  A Symmetric Multiprocessing OS Kernel over RISC-V
  ☆32Updated 3 years ago
• meow-chip / MeowV64
  A superscalar RISC-V CPU with out-of-order execution and multi-core support
  ☆61Updated 3 years ago
• jiegec / unofficial-loongarch-intrinsics-guide
  Unofficial LoongArch Intrinsics Guide
  ☆65Updated 2 weeks ago
• loongson-community / docs
  Collection of Loongson products' public documentation
  ☆88Updated last week
• OS-F-4 / usr-intr
  项目的主仓库
  ☆25Updated 3 years ago
• rrwhx / LA_EMU
  Loongarch Emulator
  ☆19Updated 9 months ago
• js2xxx / umi
  An RISC-V experimental OS
  ☆25Updated 2 years ago
• jiegec / la-inst
  Examine and discover LoongArch instructions
  ☆21Updated 5 months ago
• syswonder / hvisor
  safe type-1 Rust Hypervisor for edge devices
  ☆160Updated this week
• chyyuu / thoughts
  ☆42Updated 2 years ago
• dramforever / urvirt
  User-mode trap-and-emulate hypervisor for RISC-V
  ☆14Updated 3 years ago
• LainChip / LainCore
  Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.
  ☆45Updated last year
• Oyami-Srk / RISCV-GDB-Paging
  Paging Debug tool for GDB using python
  ☆13Updated 3 years ago
• jiegec / rvv-kernels
  Implements kernels with RISC-V Vector
  ☆22Updated 2 years ago
• jiegec / cpu
  Microarchitecture diagrams of several CPUs
  ☆45Updated 2 weeks ago
• OpenXiangShan / NEMU
  Super fast RISC-V ISA emulator for XiangShan processor
  ☆303Updated last week
• Martins3 / Bare-Metal-Binary-Translator
  裸金属二进制翻译器的设计和实现
  ☆47Updated 9 months ago
• dramforever / opensbi-h
  [No longer active] A fork of OpenSBI, with software-emulated hypervisor extension support
  ☆42Updated 4 months ago
• howardlau1999 / yatcpu
  Yet another toy CPU.
  ☆93Updated 2 years ago
• rustsbi / rustsbi-hifive-unmatched
  RustSBI support on SiFive FU740 board; FU740 is a five-core heterogeneous processor with four SiFive U74 cores, and one SiFive S7 core
  ☆17Updated 2 years ago
• KuangjuX / hypocaust
  hypocaust, a S-mode trap and emulate type-1 hypervisor run on RISC-V machine.
  ☆48Updated 2 years ago
• lat-opensource / lat
  LoongArch Architecture Translator
  ☆216Updated last week
• ksco / rvemu
  A simple and fast RISC-V JIT emulator.
  ☆155Updated last year
• riscv / riscv-control-transfer-records
  This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…
  ☆23Updated 10 months ago
• rcore-os / RVM
  Rcore Virtual Machine
  ☆114Updated last year