Alternatives and similar repositories for COGBT

Users that are interested in COGBT are comparing it to the libraries listed below

• jiegec / kb
  My knowledge base
  ☆78Updated last week
• jiegec / unofficial-loongarch-intrinsics-guide
  Unofficial LoongArch Intrinsics Guide
  ☆68Updated last month
• cyyself / cemu
  A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …
  ☆119Updated last year
• jiegec / cpu-micro-benchmarks
  CPU micro benchmarks
  ☆76Updated 3 weeks ago
• IPADS-DuVisor / kvm-tutorial
  ☆23Updated 2 years ago
• KuangjuX / hypocaust-2
  hypocaust-2, a type-1 hypervisor with H extension run on RISC-V machine
  ☆59Updated 2 years ago
• meow-chip / MeowV64
  A superscalar RISC-V CPU with out-of-order execution and multi-core support
  ☆61Updated 3 years ago
• jiegec / la-inst
  Examine and discover LoongArch instructions
  ☆22Updated 7 months ago
• TianhuaTao / uCore-SMP
  A Symmetric Multiprocessing OS Kernel over RISC-V
  ☆32Updated 3 years ago
• howardlau1999 / yatcpu
  Yet another toy CPU.
  ☆92Updated 2 years ago
• dramforever / urvirt
  User-mode trap-and-emulate hypervisor for RISC-V
  ☆14Updated 4 years ago
• loongson-community / docs
  龙芯产品公开文档存档 / Archive of Loongson products' public documentation
  ☆92Updated last week
• jiegec / rvv-kernels
  Implements kernels with RISC-V Vector
  ☆22Updated 2 years ago
• OS-F-4 / usr-intr
  项目的主仓库
  ☆26Updated 3 years ago
• chyyuu / thoughts
  ☆42Updated 2 years ago
• dramforever / opensbi-h
  [No longer active] A fork of OpenSBI, with software-emulated hypervisor extension support
  ☆42Updated 5 months ago
• xen0n / larva
  PoC LoongArch - RISC-V emulator
  ☆33Updated 2 years ago
• Oyami-Srk / RISCV-GDB-Paging
  Paging Debug tool for GDB using python
  ☆13Updated 3 years ago
• Martins3 / Bare-Metal-Binary-Translator
  裸金属二进制翻译器的设计和实现
  ☆47Updated 10 months ago
• cnrv / RVWC2021-slides
  第一届 RISC-V 中国峰会的幻灯片等资料存放
  ☆38Updated 3 years ago
• rrwhx / LA_EMU
  Loongarch Emulator
  ☆19Updated 10 months ago
• jiegec / cpu
  Microarchitecture diagrams of several CPUs
  ☆46Updated last week
• thu-cs-lab / JieLabs-Web
  Backend & Frontend for JieLabs
  ☆22Updated 2 years ago
• DCSec / HyperBench
  HyperBench: A Benchmark Suite for Virtualization Capabilities
  ☆32Updated 6 years ago
• syswonder / hvisor
  safe type-1 Rust Hypervisor for edge devices
  ☆165Updated last week
• cyyself / cyyrv64
  My RV64 CPU (Work in progress)
  ☆19Updated 3 years ago
• OpenXiangShan / NEMU
  Super fast RISC-V ISA emulator for XiangShan processor
  ☆309Updated last week
• z4yx / ucore-thumips
  uCore MIPS32 porting
  ☆18Updated 6 years ago
• thu-cs-lab / verilog-coding-standard
  Recommended coding standard of Verilog and SystemVerilog.
  ☆36Updated 4 years ago
• ISRC-CAS / tarsier-oerv
  Project magament for porting openEuler to RISC-V
  ☆34Updated 2 years ago