cogbt / COGBTLinks
Compile Optimization Guided Binary Translator (using llvm as infrastructure)
☆47Updated 10 months ago
Alternatives and similar repositories for COGBT
Users that are interested in COGBT are comparing it to the libraries listed below
Sorting:
- hypocaust-2, a type-1 hypervisor with H extension run on RISC-V machine☆55Updated last year
- ☆19Updated 3 months ago
- Loongarch Emulator☆19Updated 3 months ago
- CPU micro benchmarks☆57Updated last month
- ☆23Updated 2 years ago
- 项目的主仓库☆25Updated 2 years ago
- My knowledge base☆55Updated last week
- ☆11Updated 11 months ago
- 裸金属二进制翻译器的设计和实现☆43Updated 2 months ago
- A Symmetric Multiprocessing OS Kernel over RISC-V☆31Updated 3 years ago
- Unofficial LoongArch Intrinsics Guide☆56Updated 3 weeks ago
- Process virtualization based on KVM. More useable, stable and practical than Stanford Dune.☆21Updated 2 years ago
- A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …☆116Updated 7 months ago
- a Rust Hypervisor for mission-critical system☆102Updated this week
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆62Updated 3 years ago
- Recommended coding standard of Verilog and SystemVerilog.☆34Updated 3 years ago
- 由HelloLLVM社区主席邱吉博士发起,联合HelloGCC等技术社区,推出了「南盘江计划」,致力于帮助更多的女性工程师在编译等基础软件领域实现个人职业目标。☆36Updated last month
- Examine and discover LoongArch instructions☆16Updated last year
- Yet another toy CPU.☆91Updated last year
- A simple and fast RISC-V JIT emulator.☆141Updated 10 months ago
- ☆73Updated 7 months ago
- This is a repo for recording and reporting RISCV platform's test and measurement continuously.☆59Updated last year
- Scratchpad about Linux, Compiler and Virtualization☆74Updated last year
- Implements kernels with RISC-V Vector☆22Updated 2 years ago
- RustSBI support on SiFive FU740 board; FU740 is a five-core heterogeneous processor with four SiFive U74 cores, and one SiFive S7 core☆17Updated last year
- ☆42Updated last year
- Skyloft: A General High-Efficient Scheduling Framework in User Space (SOSP 2024)☆36Updated 9 months ago
- This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…☆21Updated 4 months ago
- hardware & software prefetcher☆25Updated last year
- 2024春夏季训练营第三阶段-虚拟化方向☆42Updated last year