Example of Ada code running on the PicoRV32 RISC-V CPU for FPGA
☆16Sep 11, 2018Updated 8 years ago
Alternatives and similar repositories for Ada-PicoRV32-example
Users that are interested in Ada-PicoRV32-example are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Acorn Atom implementation for the Ice40 (myStorm BlackIce)☆17Jun 1, 2019Updated 7 years ago
- Rust proof-of-concept for GPU waveform rendering☆13Jul 22, 2020Updated 6 years ago
- A first approach of getting a pure Ada program running on an FPGA with SaxonSOC☆10Apr 12, 2021Updated 5 years ago
- IP cores for the FPGA Libre project☆12Aug 7, 2017Updated 9 years ago
- ☆14Mar 27, 2026Updated 6 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 4 years ago
- Chisel Examples for the iCESugar FPGA Board☆12May 4, 2021Updated 5 years ago
- Maxima functions for circuit calculations☆22May 27, 2020Updated 6 years ago
- Example code in Verilog for the Blackice II FPGA☆33Sep 8, 2019Updated 7 years ago
- DEC PDP-11 object file translator / linker☆14Sep 4, 2026Updated last month
- Picorv32 SoC that uses only BRAM, not flash memory☆13Nov 27, 2018Updated 7 years ago
- WISHBONE Builder☆15Sep 10, 2016Updated 10 years ago
- Some toy stuff I made while learning Verilog/FPGAs/Ice40 Toolchain☆10Aug 20, 2017Updated 9 years ago
- ☆10Jan 25, 2023Updated 3 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Picorv32 SoC on the TinyFPGA BX, for games etc.☆12Sep 22, 2018Updated 8 years ago
- Getting started with rust on picosoc☆14Feb 27, 2023Updated 3 years ago
- HDL and software samples for interfacing the XEM7320 with various SYZYGY peripherals.☆13Nov 14, 2019Updated 6 years ago
- Gateware for the Terasic/Arrow DECA board, to become a USB2 high speed audio interface☆22Feb 28, 2022Updated 4 years ago
- Advanced IDE for developing MicroPython app with ESP8266 board☆12Mar 15, 2017Updated 9 years ago
- ☆11Jan 8, 2021Updated 5 years ago
- FPGA based PDP-8/i clone in verilog. Includes several TSS/8 sources and utiltities to build from source☆26Jan 2, 2016Updated 10 years ago
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Jul 7, 2022Updated 4 years ago
- A simple, user-friendly spectrum analyzer/electronic warfare tool based on cariboulite.☆19May 30, 2026Updated 4 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A simple loop drum machine for the Raspberry Pi Pico,☆19Feb 11, 2021Updated 5 years ago
- ☆22Sep 26, 2025Updated last year
- Radiosity Renderer and Visualizer☆16Nov 3, 2025Updated 11 months ago
- ☆12Dec 8, 2017Updated 8 years ago
- Java application for orchestrating AEM infrastructure created using aem-aws-stack-builder☆13Updated this week
- MicroPython on FPGA☆13Jul 11, 2016Updated 10 years ago
- Smol 2-stage RISC-V processor in nMigen☆27May 6, 2021Updated 5 years ago
- Simulation VCD waveform viewer, using old Motif UI☆28Apr 8, 2023Updated 3 years ago
- BBC Model B implementation for the Ice40 (myStorm BlackIce)☆12Dec 18, 2017Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆17Aug 25, 2026Updated last month
- ☆11Jul 16, 2020Updated 6 years ago
- Provide / define the INPUT_CLK_HZ parameter and the BHG_FP_clk_divider.v will generate a clock at the specified CLK_OUT_HZ parameter usin…☆22Feb 4, 2025Updated last year
- ☆10Jun 11, 2020Updated 6 years ago
- Small footprint and configurable Inter-Chip communication cores☆68Oct 8, 2026Updated last week
- open-source logic analyzer for FPGAs☆103Sep 5, 2018Updated 8 years ago
- ☆22Mar 9, 2021Updated 5 years ago