racerxdl / esp32-rjtag
ESP32 Remote JTAG Host for programming FPGAs
☆26Updated 4 years ago
Alternatives and similar repositories for esp32-rjtag:
Users that are interested in esp32-rjtag are comparing it to the libraries listed below
- micropython ESP32 programmer/flasher for ECP5 JTAG☆68Updated 2 months ago
- understanding the tinyfpga bootloader☆24Updated 6 years ago
- Second life for FPGA boards which can be repurposed to DYI/Hobby projects ..............................................................…☆91Updated 4 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 3 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆53Updated 2 years ago
- Reverse Engineering of the Cisco HWIC-3G-CDMA PCB☆40Updated last year
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆59Updated 3 years ago
- ☆24Updated 4 years ago
- Test of a RP2040 PMOD attached to a LiteX SoC.☆25Updated last year
- basic example of litex on colorLight 5A-75B based on fpga_101/lab004☆32Updated 2 years ago
- Tutorials centred around Gowin FPGA parts for the /r/GowinFPGA subreddit☆56Updated last year
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆18Updated 2 years ago
- USB Full-Speed core written in migen/LiteX☆41Updated 6 years ago
- Blink an LED on an FPGA in VHDL using ghdl, yosys and nextpnr☆26Updated 4 years ago
- Quickstart binaries for flashing ULX3S to factory-default state☆25Updated 2 years ago
- Xilinx Virtual Cable Implementation based on ESP8266☆14Updated 3 years ago
- An FPGA/PCI Device Reference Platform☆28Updated 4 years ago
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆28Updated 2 years ago
- ice40 USB Analyzer☆58Updated 4 years ago
- Siglent SDS1x0xX-E FPGA bitstreams☆41Updated 3 months ago
- Tiny tips for Colorlight i5 FPGA board☆56Updated 4 years ago
- A low cost FPGA development board based on Lattice iCE40UP5k and Raspberry Pi RP2040.☆42Updated 2 years ago
- Amaranth HDL libary for building USB-capable SoC designs.☆21Updated last month
- USB DFU bootloader gateware / firmware for FPGAs☆65Updated 5 months ago
- Low-cost ECP5 FPGA development board☆77Updated 4 years ago
- Sipeed Tang Nano Fully Opensource Toolchain Ledblink☆32Updated 3 years ago
- A repository for a random collection of stuff pertaining to reverse engineering the Pano Logic G2 "zero" client☆34Updated 6 years ago
- Experimental Lattice ECP5-driven Data Center Security Communication Module☆21Updated 8 months ago
- shdl6800: A 6800 processor written in SpinalHDL☆26Updated 5 years ago
- IP submodules, formatted for easier CI integration☆29Updated last year