ucb-bar / context-dependent-environments
A Scala library for Context-Dependent Evironments
☆9Updated 7 years ago
Alternatives and similar repositories for context-dependent-environments:
Users that are interested in context-dependent-environments are comparing it to the libraries listed below
- BFM Tester for Chisel HDL☆14Updated 3 years ago
- ☆20Updated 5 years ago
- ☆11Updated 3 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆20Updated 2 years ago
- Provides dot visualizations of chisel/firrtl circuites☆12Updated 6 years ago
- This repository is outdated and the related functionality has been migrated to https://github.com/easysoc/easysoc-firrtl☆11Updated 3 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆35Updated 2 years ago
- A fault-injection framework using Chisel and FIRRTL☆34Updated 2 years ago
- YosysHQ SVA AXI Properties☆37Updated 2 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Updated 4 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 4 years ago
- ☆32Updated last week
- openHMC - an open source Hybrid Memory Cube Controller☆47Updated 8 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆80Updated last year
- ☆23Updated 4 years ago
- educational microarchitectures for risc-v isa☆66Updated 6 years ago
- For contributions of Chisel IP to the chisel community.☆60Updated 4 months ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆60Updated last year
- (System)Verilog to Chisel translator☆112Updated 2 years ago
- A Style Guide for the Chisel Hardware Construction Language☆107Updated 3 years ago
- Pure digital components of a UCIe controller☆58Updated 2 weeks ago
- Chisel Cheatsheet☆33Updated last year
- Useful utilities for BAR projects☆31Updated last year
- An open source generator for standard cell based memories.☆13Updated 8 years ago
- An RTL generator for a last-level shared inclusive TileLink cache controller☆18Updated 2 months ago
- ☆21Updated 4 years ago
- Platform Level Interrupt Controller☆37Updated 10 months ago
- Basic floating-point components for RISC-V processors☆65Updated 5 years ago
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆39Updated 5 months ago
- Fluid Pipelines☆11Updated 6 years ago