tpircher-zz / quine-mccluskeyLinks
A python implementation of the Quine McCluskey algorithm.
☆52Updated 2 years ago
Alternatives and similar repositories for quine-mccluskey
Users that are interested in quine-mccluskey are comparing it to the libraries listed below
Sorting:
- A Parallel SAT Solver with GPU Accelerated Inprocessing☆118Updated 2 months ago
- A generic parser and tool package for the BTOR2 format.☆41Updated last month
- FPGA synthesis tool powered by program synthesis☆49Updated last month
- A framework to ease parallelization of sequential SAT solvers☆19Updated last month
- CoreIR Symbolic Analyzer☆73Updated 4 years ago
- AIGER And-Inverter-Graph Library☆79Updated 3 weeks ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆79Updated last week
- MonoSAT - An SMT solver for Monotonic Theories☆113Updated 3 months ago
- CMurphi mirror: http://mclab.di.uniroma1.it/site/index.php/software/18-cmurphi☆11Updated 9 years ago
- Lingeling SAT Solver☆102Updated last year
- Hardware implementation of the SipHash short-inout PRF☆17Updated 2 months ago
- CUDD: CU Decision Diagram package - unofficial git mirror of https://web.archive.org/web/20180127051756/http://vlsi.colorado.edu/~fabio/C…☆130Updated 2 years ago
- Python EDA☆328Updated 5 months ago
- Logic Minimization in Python☆24Updated last year
- Fine Grain FPGA Overlay Architecture and Tools☆25Updated 3 years ago
- Automata Benchmark Suite☆22Updated last year
- A Satisfiability Modulo Theories (SMT) solver for the theories of fixed-size bit-vectors, arrays and uninterpreted functions.☆350Updated 10 months ago
- Reads a state transition system and performs property checking☆83Updated 4 months ago
- Verilog development and verification project for HOL4☆26Updated 2 months ago
- A Coq framework to support structural design and proof of hardware cache-coherence protocols☆14Updated 3 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 4 years ago
- C++ truth table library☆56Updated last month
- Time-sensitive affine types for predictable hardware generation☆143Updated 11 months ago
- An advanced header-only exact synthesis library☆26Updated 2 years ago
- an new parallel algorithm for LZ77 compression based on suffix array☆22Updated 12 years ago
- Python implementations of fixed size hardware types (Bit, BitVector, UInt, SInt, ...) based on the SMT-LIB2 semantics☆18Updated last year
- Multi-core Decision Diagram (BDD/LDD) implementation☆44Updated last year
- Integer Multiplier Generator for Verilog☆23Updated last year
- Equivalence checking with Yosys☆45Updated 2 weeks ago
- LLVM based HLS library for HWToolkit (hardware devel. toolkit)☆25Updated this week