A Python module to interact with an Intel JTAG UART
☆18May 8, 2021Updated 5 years ago
Alternatives and similar repositories for intel_jtag_uart
Users that are interested in intel_jtag_uart are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Altera JTAG UART wrapper for Bluespec☆26Mar 27, 2014Updated 12 years ago
- Mini CPU design with JTAG UART support☆21Jun 8, 2021Updated 5 years ago
- Hardware Description Language Translator☆17Updated this week
- A RISC-V CPU implementation☆17Apr 9, 2020Updated 6 years ago
- Verilog Sigmoid and Tanh functions which can be configured and added to your neural network project☆16Mar 9, 2020Updated 6 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- An experimental CPU core with 8-bit instruction words and 32-bit registers☆19Jun 1, 2025Updated last year
- Software to look for interrelationships between constants and find formulas for number sequences☆19Mar 5, 2026Updated 3 months ago
- OpenOCD remote_bitbang protocol implemented on the Teensy 3.2 via USB serial☆18Feb 29, 2016Updated 10 years ago
- DMA Hardware Description with Verilog☆19Dec 20, 2019Updated 6 years ago
- Docker Development Environment for SpinalHDL☆20Aug 8, 2024Updated last year
- A final semester based group project for EE4218: Embedded Hardware System Design module in NUS where I worked with my teammate to perform…☆20May 4, 2023Updated 3 years ago
- HDL implementation of a pipelined multilayer perceptron (neural network)☆17Sep 14, 2015Updated 10 years ago
- Cryptonight Monero Verilog code for ASIC☆20Mar 29, 2018Updated 8 years ago
- stm32h7s workshop content☆12Oct 8, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A set of standalone kernel modules and userspace library for using the AXI DMA on a Zynq MPSoC☆22Feb 22, 2020Updated 6 years ago
- vhd2vl is designed to translate synthesizable VHDL into Verilog 2001.☆26Jan 7, 2016Updated 10 years ago
- Python Utilities to use Xilinx Vivado Tools from Python Scripts☆22Oct 18, 2020Updated 5 years ago
- ☆10Nov 8, 2019Updated 6 years ago
- Example verilog / miner for crypto mining using AWS F1 instances☆30Jun 9, 2018Updated 8 years ago
- An example sbt project to work with Processing (processing.org) in Scala☆11Mar 2, 2018Updated 8 years ago
- Deep Q-Learning Applied to Algorithmic Trading☆28Updated this week
- Atom Hardware IDE☆13May 4, 2021Updated 5 years ago
- A small, lightweight web server☆15Jan 21, 2021Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Enhanced version of devmem2 for accessing /dev/mem and other embedded resources☆15May 17, 2012Updated 14 years ago
- Building an easy-to-use USB driver for soc☆12Jul 3, 2020Updated 5 years ago
- Stub example hypervisor for AArch64 intended to allow other hypervisors to become resident later☆22Aug 28, 2022Updated 3 years ago
- ☆11Sep 11, 2023Updated 2 years ago
- USB Full-Speed core written in migen/LiteX☆12Sep 19, 2019Updated 6 years ago
- 802.11 frame injection/reception tool for Linux mac80211 stack☆20Dec 30, 2014Updated 11 years ago
- A synthesizable picmicro-midrange clone for FPGAs☆13Nov 8, 2019Updated 6 years ago
- Allwinner A20 bare metal samples☆10Oct 21, 2017Updated 8 years ago
- Simple Arduino portable atomic macros☆15May 29, 2017Updated 9 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Source code for the Processing Core and Development Environment (PDE)☆10Nov 11, 2019Updated 6 years ago
- IPDBG☆13Aug 22, 2025Updated 9 months ago
- A lightweight threading library for microcontrollers☆14Oct 1, 2020Updated 5 years ago
- A notional machine for the SMoL languages☆17Apr 10, 2026Updated 2 months ago
- VHDL simulation model for PADAUK PDK microcontrollers☆21May 20, 2020Updated 6 years ago
- A Pyodide server implementation for the Model Context Protocol (MCP).☆19May 19, 2025Updated last year
- Board files for building PYNQ linux for Zybo☆14Mar 30, 2019Updated 7 years ago