tomverbeure / intel_jtag_uartLinks
A Python module to interact with an Intel JTAG UART
☆18Updated 4 years ago
Alternatives and similar repositories for intel_jtag_uart
Users that are interested in intel_jtag_uart are comparing it to the libraries listed below
Sorting:
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 4 years ago
- A small and simple rv32i core written in Verilog☆13Updated 2 years ago
- SpinalHDL USB system for the ULPI based Arrow DECA board☆20Updated 3 years ago
- Mini CPU design with JTAG UART support☆20Updated 4 years ago
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆30Updated 2 years ago
- Example Verilog code for Ulx3s☆40Updated 3 years ago
- ☆14Updated last year
- PCB combining Raspberry Pi Pico and iCE40 FPGA☆32Updated last year
- 5-stage RISC-V CPU, originally developed for RISCBoy☆27Updated last year
- RTL Design and Implementation of High Performance Algorithm Logic Units☆15Updated 5 years ago
- Submission template for Tiny Tapeout 7 - Verilog HDL Projects☆19Updated last year
- Reusable Verilog 2005 components for FPGA designs☆44Updated 4 months ago
- TinyTapeout demo pcb's RP2040 functionality☆11Updated 4 months ago
- Waveform Generator☆11Updated 2 years ago
- A low cost FPGA development board based on Lattice iCE40UP5k and Raspberry Pi RP2040.☆45Updated 2 years ago
- Multi-function, universal, fixed-point CORDIC☆15Updated 3 years ago
- Demo board for TT4 and beyond☆21Updated 4 months ago
- Blink an LED on an FPGA in VHDL using ghdl, yosys and nextpnr☆26Updated 5 years ago
- Simple USB to PWM Peripheral using Lattice iCEStick (Hackaday demo)☆23Updated 5 years ago
- 32-bit soft RISCV processor for FPGA applications☆16Updated last year
- Fork of OpenVeriFla - FPGA debugging logic analyzer to use with your designs - examples (so far) for ice40/IceStorm☆33Updated 6 years ago
- 9444 RISC-V 64IMA CPU and related tools and peripherals.☆26Updated 4 years ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆61Updated 3 weeks ago
- Enigma in FPGA☆29Updated 6 years ago
- basic example of litex on colorLight 5A-75B based on fpga_101/lab004☆33Updated 2 years ago
- tools used by project repos to test configuration, generate OpenLane run summaries and documentation☆22Updated last week
- Example Risc-V SoC with VexRiscv, custom peripherals and bare metal firmware☆12Updated 4 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆27Updated 5 years ago
- understanding the tinyfpga bootloader☆24Updated 7 years ago
- Another tiny RISC-V implementation☆56Updated 3 years ago