tomverbeure / intel_jtag_uartLinks
A Python module to interact with an Intel JTAG UART
☆18Updated 4 years ago
Alternatives and similar repositories for intel_jtag_uart
Users that are interested in intel_jtag_uart are comparing it to the libraries listed below
Sorting:
- ☆17Updated last year
- A small and simple rv32i core written in Verilog☆13Updated 2 years ago
- Mini CPU design with JTAG UART support☆20Updated 4 years ago
- Full Speed USB DFU interface for FPGA and ASIC designs☆19Updated last year
- Program to scan for malicious FPGA designs.☆14Updated 4 years ago
- SpinalHDL USB system for the ULPI based Arrow DECA board☆20Updated 3 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆16Updated 2 years ago
- Example Hazard3 + OpenDAP RISC-V SWD SoC integration☆9Updated 2 years ago
- PCB combining Raspberry Pi Pico and iCE40 FPGA☆32Updated last year
- Tiny Tapeout 8☆13Updated 6 months ago
- basic example of litex on colorLight 5A-75B based on fpga_101/lab004☆33Updated 2 years ago
- VGA-compatible text mode functionality☆17Updated 5 years ago
- Simplified environment for litex☆14Updated 4 years ago
- Tutorial for analog input digitalization by the Xilinx Zynq XADC utilizing the DMA and data streaming to a PC over the network.☆14Updated 7 months ago
- RV32I single cycle simulation on open-source software Logisim.☆20Updated 2 years ago
- How to use the Intel JTAG primitive without using virtual JTAG☆17Updated 3 years ago
- Tiny Tapeout GDS Action (using OpenLane)☆12Updated 2 weeks ago
- ☆16Updated 3 years ago
- DVI PMOD adapter (HDMI connector)☆29Updated 4 years ago
- Ice40 open source HDMI examples on BlackIce II☆11Updated 3 years ago
- A wishbone controlled FM transmitter hack☆23Updated last year
- USB Full-Speed core written in migen/LiteX☆17Updated 5 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆37Updated 2 years ago
- Löwe FPGA Board☆12Updated last year
- ☆26Updated 5 years ago
- Simple pin assignment generator for IC case☆19Updated 8 years ago
- Fork of OpenVeriFla - FPGA debugging logic analyzer to use with your designs - examples (so far) for ice40/IceStorm☆33Updated 6 years ago
- Example Verilog code for Ulx3s☆40Updated 3 years ago
- Enigma in FPGA☆29Updated 6 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆28Updated 5 years ago