GeezerGeek / open_sld
Direct Python interface to Altera SLD Mega-function
☆20Updated 11 years ago
Alternatives and similar repositories for open_sld
Users that are interested in open_sld are comparing it to the libraries listed below
Sorting:
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 4 years ago
- Virtual JTAG UART for Altera Devices☆46Updated 10 years ago
- Verilog wishbone components☆114Updated last year
- assorted library of utility cores for amaranth HDL☆88Updated 8 months ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆44Updated last year
- A single-wire bi-directional chip-to-chip interface for FPGAs☆121Updated 8 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆50Updated last year
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆41Updated 4 years ago
- cocotb extension for nMigen☆16Updated 3 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆86Updated 6 years ago
- Wishbone controlled I2C controllers☆49Updated 6 months ago
- Using the TinyFPGA BX USB code in user designs☆50Updated 6 years ago
- Change part number or package in a Xilinx 7-series FPGA bitstream☆38Updated 5 years ago
- User-friendly explanation of Yosys options☆113Updated 3 years ago
- Small footprint and configurable SPI core☆41Updated 3 weeks ago
- Wishbone to AXI bridge (VHDL)☆41Updated 5 years ago
- Extensible FPGA control platform☆60Updated 2 years ago
- Featherweight RISC-V implementation☆52Updated 3 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆62Updated this week
- A padring generator for ASICs☆25Updated 2 years ago
- Peripheral Component Interconnect has taken Express lane long ago, going for xGbps SerDes. Now (for the first time) in opensource on the …☆11Updated 2 weeks ago
- Reusable Verilog 2005 components for FPGA designs☆43Updated 2 months ago
- Verilog Repository for GIT☆32Updated 4 years ago
- 🔴 SystemVerilog FPGA cores to communicate with FTDI Synchronous/Asynchronous FIFOs (FT245 protocol)☆43Updated 3 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 2 years ago
- Wishbone interconnect utilities☆41Updated 3 months ago
- A wishbone controlled scope for FPGA's☆81Updated last year
- FPGA USB 1.1 Low-Speed Implementation☆34Updated 6 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆25Updated 2 months ago
- A configurable USB 2.0 device core☆31Updated 4 years ago