Direct Python interface to Altera SLD Mega-function
☆20Apr 26, 2014Updated 12 years ago
Alternatives and similar repositories for open_sld
Users that are interested in open_sld are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A repository of simple examples of ARTIQ code☆20Mar 25, 2020Updated 6 years ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- An example Windows 10 UMDF driver for the sole purpose of sending MMIO to BAR regions of an FPGA☆21May 4, 2018Updated 8 years ago
- A collection of portable hardware modules☆27Sep 30, 2015Updated 10 years ago
- 🇯 JSON encoder and decoder in pure SystemVerilog☆15Jul 7, 2024Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Sticky sticky PCI☆10Oct 25, 2018Updated 7 years ago
- A user-expandable micro-computer system that runs on an FPGA development board and includes the FORTH software language. The system is cu…☆29Sep 30, 2025Updated 7 months ago
- Firmware for cypress cyusb3014 chip for Amungo's nut4nt boards with NTLab NT1065 four-channel multiband☆11Aug 18, 2022Updated 3 years ago
- Example Projects for the Microsemi SmartFusion 2☆11Dec 10, 2017Updated 8 years ago
- A user-space port of the altera-stapl driver from the linux kernel☆14Jan 10, 2023Updated 3 years ago
- Finding the bacteria in rotting FPGA designs.☆14Dec 28, 2020Updated 5 years ago
- ☆11Dec 19, 2016Updated 9 years ago
- Open source FreeRTOS SDK for EOS S3 MCU+eFPGA SoC including gateware, software and documentation under QuickLogic Open Reconfigurable Com…☆50Jun 10, 2023Updated 2 years ago
- SystemVerilog Logger☆19Apr 6, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆22Feb 3, 2026Updated 3 months ago
- ☆18May 24, 2021Updated 5 years ago
- ☆18Mar 17, 2026Updated 2 months ago
- the macro kernel sysytem write in rust☆10Jun 8, 2020Updated 5 years ago
- MCP22100 python driver☆11Dec 13, 2024Updated last year
- High performance field, property, and method access using bytecode generation☆13Mar 4, 2017Updated 9 years ago
- Example of Python and PyTest powered workflow for a HDL simulation☆15Jan 17, 2021Updated 5 years ago
- Equihash Proof of Work for Node.js☆10Oct 3, 2017Updated 8 years ago
- Php class for Majority Judgment☆17Nov 11, 2021Updated 4 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ZX80/81 implementation for the Ulx3s☆12May 4, 2022Updated 4 years ago
- ☆12Nov 14, 2022Updated 3 years ago
- ☆19Jul 25, 2018Updated 7 years ago
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆27Mar 1, 2021Updated 5 years ago
- Wishbone to ARM AMBA 4 AXI☆16May 25, 2019Updated 7 years ago
- Solver32 is a 32-bit application for the LiteVNA as well as the V2Plus4. It was developed using National Instruments LabView 2011.☆18May 29, 2023Updated 2 years ago
- ☆10Nov 6, 2018Updated 7 years ago
- A UIButton subclass with a custom, built-in activity indicator☆34Jul 7, 2016Updated 9 years ago
- An example of how you can fully integrate wasm into a webpage. No need for fetching or any of that jazz.☆15Nov 6, 2020Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- "Neural Circuit Architectural Priors for Embodied Control" (NeurIPS 2022)☆13Oct 10, 2024Updated last year
- Implementation of FM (frequency modulation) radio transmitter in FPGA Altera Cyclone III.☆14May 16, 2016Updated 10 years ago
- Firmware for the MEGA65 DM65PIC☆10Jul 11, 2021Updated 4 years ago
- WaRP7 User Guide Source. For binary releases go to the release tab☆12Apr 8, 2018Updated 8 years ago
- Utilities for Avalon Memory Map☆11Jul 11, 2024Updated last year
- RTL code for AXI4 Interconnect (Verilog). Supports weighted round-robin arbitration, n-channel master, 4Kb splitting, reorder transaction…☆30Mar 13, 2025Updated last year
- A cross platform, formally verified, open source, hyperRAM controller with simulator☆15Feb 22, 2019Updated 7 years ago