GeezerGeek / open_sld

Related projects ⓘ

Alternatives and complementary repositories for open_sld

• qermit / WishboneAXI
  Wishbone to AXI bridge (VHDL)
  ☆38Updated 5 years ago
• binary-logic / vj-uart
  Virtual JTAG UART for Altera Devices
  ☆45Updated 10 years ago
• hdl-util / sdram-controller
  Generic FPGA SDRAM controller, originally made for AS4C4M16SA
  ☆79Updated 4 years ago
• ZipCPU / wbi2c
  Wishbone controlled I2C controllers
  ☆44Updated last week
• hdlguy / make_for_vivado
  experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.
  ☆22Updated 11 months ago
• alexforencich / verilog-wishbone
  Verilog wishbone components
  ☆109Updated 10 months ago
• olofk / wb_intercon
  Wishbone interconnect utilities
  ☆37Updated 5 months ago
• noasic / noasic
  An open-source VHDL library for FPGA design.
  ☆31Updated 2 years ago
• defparam / PCI2Nano-RTL
  An open source FPGA PCI core & 8250-Compatible PCI UART core
  ☆39Updated 3 years ago
• ultraembedded / core_dvi_framebuffer
  Minimal DVI / HDMI Framebuffer
  ☆76Updated 4 years ago
• tmeissner / libvhdl
  Library of reusable VHDL components
  ☆25Updated 8 months ago
• thotypous / alterajtaguart
  Altera JTAG UART wrapper for Bluespec
  ☆24Updated 10 years ago
• paulscherrerinstitute / psi_common
  Common elements for FPGA Design (FIFOs, RAMs, etc.)
  ☆30Updated 2 months ago
• cliffordwolf / PonyLink
  A single-wire bi-directional chip-to-chip interface for FPGAs
  ☆114Updated 8 years ago
• paulscherrerinstitute / xvcSupport
  ☆17Updated 4 years ago
• antmicro / usb-test-suite-build
  Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores
  ☆50Updated last year
• suoto / fpga_cores
  ☆32Updated last year
• tmeissner / vhdl_verification
  Examples and design pattern for VHDL verification
  ☆15Updated 8 years ago
• ZipCPU / qspiflash
  A set of Wishbone Controlled SPI Flash Controllers
  ☆76Updated 2 years ago
• no2fpga / no2usb
  Nitro USB FPGA core
  ☆83Updated 8 months ago
• ZipCPU / wbscope
  A wishbone controlled scope for FPGA's
  ☆73Updated 10 months ago
• ultraembedded / core_ft60x_axi
  FTDI FT600 SuperSpeed USB3.0 to AXI bus master
  ☆87Updated 4 years ago
• VHDL / Compliance-Tests
  Tests to evaluate the support of VHDL 2008 and VHDL 2019 features
  ☆29Updated this week
• dmitrodem / p1735_decryptor
  IEEE P1735 decryptor for VHDL
  ☆26Updated 9 years ago
• ultraembedded / core_usb_host
  Basic USB 1.1 Host Controller for small FPGAs
  ☆85Updated 4 years ago
• j-marjanovic / jtag-quartus-ft232h
  ☆44Updated 2 years ago
• CospanDesign / nysa-verilog
  Verilog Repository for GIT
  ☆29Updated 3 years ago
• stnolting / fpga_torture
  🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.
  ☆29Updated 2 years ago
• asinghani / sky130-chip-vis
  Gate-level visualization generator for SKY130-based chip designs.
  ☆20Updated 3 years ago
• paulscherrerinstitute / psi_fpga_all
  Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.
  ☆16Updated 7 months ago