GeezerGeek / open_sldLinks
Direct Python interface to Altera SLD Mega-function
☆20Updated 11 years ago
Alternatives and similar repositories for open_sld
Users that are interested in open_sld are comparing it to the libraries listed below
Sorting:
- A wishbone controlled scope for FPGA's☆83Updated last year
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆81Updated 4 years ago
- VHDL library 4 FPGAs☆180Updated this week
- Wishbone controlled I2C controllers☆51Updated 8 months ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆124Updated 9 years ago
- USB Serial on the TinyFPGA BX☆137Updated 4 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 6 years ago
- Verilog wishbone components☆117Updated last year
- Project X-Ray Database: XC7 Series☆70Updated 3 years ago
- Ultimate ECP5 development board☆111Updated 6 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆56Updated 2 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆91Updated 5 years ago
- ☆134Updated 8 months ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆88Updated last month
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆175Updated last year
- Cyclone V bitstream reverse-engineering project☆126Updated last year
- User-friendly explanation of Yosys options☆113Updated 3 years ago
- A FPGA core for a simple SDRAM controller.☆119Updated 3 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆97Updated 2 years ago
- Reference design for Lattice ECP5 FPGA. Featuring Raspberry Pi interface and 6 PMODs☆115Updated 4 years ago
- assorted library of utility cores for amaranth HDL☆94Updated 10 months ago
- Nitro USB FPGA core☆87Updated last year
- sample VCD files☆37Updated 3 weeks ago
- WISHBONE SD Card Controller IP Core☆125Updated 2 years ago
- Schematic symbol libraries for FPGAs & microcontrollers.☆101Updated 3 years ago
- An Open Source configuration of the Arty platform☆130Updated last year
- Small footprint and configurable SATA core☆143Updated 2 months ago
- Miscellaneous ULX3S examples (advanced)☆78Updated last month
- Test of the USB3 IP Core from Daisho on a Xilinx device☆95Updated 5 years ago
- Minimal DVI / HDMI Framebuffer☆83Updated 5 years ago