Alternatives and similar repositories for open_sld:

Users that are interested in open_sld are comparing it to the libraries listed below

• binary-logic / vj-uart
  Virtual JTAG UART for Altera Devices
  ☆45Updated 10 years ago
• hdl-util / sdram-controller
  Generic FPGA SDRAM controller, originally made for AS4C4M16SA
  ☆79Updated 4 years ago
• pbing / USB
  FPGA USB 1.1 Low-Speed Implementation
  ☆33Updated 6 years ago
• defparam / PCI2Nano-RTL
  An open source FPGA PCI core & 8250-Compatible PCI UART core
  ☆40Updated 4 years ago
• qermit / WishboneAXI
  Wishbone to AXI bridge (VHDL)
  ☆40Updated 5 years ago
• amaranth-farm / amlib
  assorted library of utility cores for amaranth HDL
  ☆85Updated 4 months ago
• olofk / wb_intercon
  Wishbone interconnect utilities
  ☆38Updated 7 months ago
• m-labs / VexRiscv-verilog
  Using VexRiscv without installing Scala
  ☆37Updated 3 years ago
• j-marjanovic / jtag-quartus-ft232h
  ☆44Updated 2 years ago
• efabless / clear
  ☆58Updated 4 months ago
• no2fpga / no2usb
  Nitro USB FPGA core
  ☆84Updated 10 months ago
• lambdaconcept / lambdaUSB
  A configurable USB 2.0 device core
  ☆30Updated 4 years ago
• chili-chips-ba / openXC7-TetriSaraj
  Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…
  ☆21Updated 3 months ago
• HarmonInstruments / verilog
  ☆20Updated 2 years ago
• paulscherrerinstitute / xvcSupport
  ☆17Updated 4 years ago
• ultraembedded / core_usb_host
  Basic USB 1.1 Host Controller for small FPGAs
  ☆86Updated 4 years ago
• enjoy-digital / litejesd204b
  Small footprint and configurable JESD204B core
  ☆40Updated last week
• hdlguy / make_for_vivado
  experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.
  ☆22Updated last year
• ZipCPU / wbi2c
  Wishbone controlled I2C controllers
  ☆45Updated 2 months ago
• Ravenslofty / yosys-cookbook
  User-friendly explanation of Yosys options
  ☆112Updated 3 years ago
• apertus-open-source-cinema / naps
  An experiment for building gateware for the axiom micro / beta using amaranth-hdl
  ☆40Updated 8 months ago
• enjoy-digital / daisho
  Test of the USB3 IP Core from Daisho on a Xilinx device
  ☆86Updated 5 years ago
• asinghani / sky130-chip-vis
  Gate-level visualization generator for SKY130-based chip designs.
  ☆19Updated 3 years ago
• projf / fpgatools
  Tools for FPGA development.
  ☆44Updated last year
• skristiansson / wb_sdram_ctrl
  SDRAM controller with multiple wishbone slave ports
  ☆28Updated 6 years ago
• ZipCPU / wbscope
  A wishbone controlled scope for FPGA's
  ☆74Updated last year
• blackmesalabs / s7_mini_fpga
  Example designs for the Spartan7 "S7 Mini" FPGA board
  ☆28Updated 5 years ago
• ultraembedded / core_usb_fs_phy
  USB Full Speed PHY
  ☆39Updated 4 years ago
• thotypous / alterajtaguart
  Altera JTAG UART wrapper for Bluespec
  ☆24Updated 10 years ago
• wavedrom / vcd-samples
  sample VCD files
  ☆36Updated 11 months ago