GeezerGeek / open_sld
Direct Python interface to Altera SLD Mega-function
☆20Updated 10 years ago
Alternatives and similar repositories for open_sld:
Users that are interested in open_sld are comparing it to the libraries listed below
- Virtual JTAG UART for Altera Devices☆45Updated 10 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆40Updated 4 years ago
- Wishbone controlled I2C controllers☆45Updated 3 months ago
- Nitro USB FPGA core☆84Updated 11 months ago
- assorted library of utility cores for amaranth HDL☆86Updated 5 months ago
- User-friendly explanation of Yosys options☆112Updated 3 years ago
- Change part number or package in a Xilinx 7-series FPGA bitstream☆37Updated 4 years ago
- Small footprint and configurable JESD204B core☆41Updated last month
- An example of how to use the Xilinx ISE toolchain from the command line☆61Updated 5 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆88Updated 4 years ago
- Verilog wishbone components☆113Updated last year
- A wishbone controlled scope for FPGA's☆75Updated last year
- Using VexRiscv without installing Scala☆37Updated 3 years ago
- ☆43Updated 2 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆84Updated 6 years ago
- Reference design for Lattice ECP5 FPGA. Featuring Raspberry Pi interface and 6 PMODs☆104Updated 3 years ago
- sample VCD files☆36Updated last year
- ☆17Updated 4 years ago
- Extensible FPGA control platform☆57Updated last year
- This repository contains synthesizable examples which use the PoC-Library.☆36Updated 4 years ago
- ☆41Updated 4 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆67Updated 2 years ago
- 🔴 SystemVerilog FPGA cores to communicate with FTDI Synchronous/Asynchronous FIFOs (FT245 protocol)☆37Updated 3 years ago
- Reusable Verilog 2005 components for FPGA designs☆40Updated last year
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆79Updated 4 years ago
- Specification of the Wishbone SoC Interconnect Architecture☆42Updated 2 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆50Updated last year
- Miscellaneous ULX3S examples (advanced)☆75Updated last month
- Tools for FPGA development.☆44Updated last year
- VHDL Library for implementing common DSP functionality.☆27Updated 6 years ago