Alternatives and similar repositories for RISC-V-FPGA

Users that are interested in RISC-V-FPGA are comparing it to the libraries listed below

• amsacks / OV7670-camera
  A RTL-based project in Verilog that shows real-time video captured by a CMOS camera OV7670 and displayed on a monitor through VGA at 640 …
  ☆24Updated 2 years ago
• ShaheerSajid / RISCV
  32-bit soft RISCV processor for FPGA applications
  ☆19Updated 2 years ago
• hell03end / verilog-uart
  Simple 8-bit UART realization on Verilog HDL.
  ☆114Updated last year
• jakubcabal / uart-for-fpga
  Simple UART controller for FPGA written in VHDL
  ☆105Updated 4 years ago
• lushaylabs / tangnano9k-series-examples
  Examples for the Lushay Labs tang nano 9k series
  ☆128Updated last year
• spider-tronix / VLSI
  RISC V core implementation using Verilog.
  ☆28Updated 4 years ago
• gtjennings1 / HyperBUS
  A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs
  ☆63Updated 7 years ago
• sipeed / TangPrimer-20K-example
  TangPrimer-20K-example project
  ☆225Updated last year
• x653 / xv6-riscv-fpga
  Build a RISC-V computer system on fpga iCE40HX8K-EVB and run UNIX xv6 using only FOSS (free and open source hard- and software).
  ☆60Updated 2 years ago
• freecores / 8051
  8051 core
  ☆112Updated 11 years ago
• Obijuan / RISC-V-FPGA
  RISC-V CPU for OpenFPGAs, in Icestudio
  ☆98Updated last year
• hdl-util / mipi-ccs
  Control a MIPI Camera over I2C
  ☆22Updated 5 years ago
• FPGAwars / FLIX-V
  FLIX-V: FPGA, Linux and RISC-V
  ☆42Updated 2 years ago
• ChinaQMTECH / QMTECH_XC7K325T_CORE_BOARD
  ☆40Updated 4 years ago
• HDLForBeginners / Toolbox
  ☆77Updated last year
• vicharak-in / shrike_fpga
  A fully open source low cost FPGA board for makers , hobbyist and student for endless possibility.
  ☆37Updated last month
• lajanugen / 8051
  FPGA implementation of the 8051 Microcontroller (Verilog)
  ☆53Updated 11 years ago
• jaruiz / light52
  Yet another free 8051 FPGA core
  ☆36Updated 7 years ago
• 4a1c0 / RV32i-Verilog
  Simple RiscV core for academic purpose.
  ☆23Updated 5 years ago
• stnolting / neorv32-verilog
  ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.
  ☆101Updated 2 months ago
• syntacore / scr1-sdk
  open-source SDKs for the SCR1 core
  ☆77Updated last year
• jakubcabal / rmii-firewall-fpga
  RMII Firewall FPGA
  ☆25Updated 6 years ago
• TimRudy / uart-verilog
  A simple 8 bit UART implementation in Verilog, with tests and timing diagrams
  ☆39Updated 4 months ago
• wuhanstudio / nand2tetris-iverilog
  A 16-bit Hack CPU from scratch on FPGA.
  ☆60Updated 5 years ago
• tinyvision-ai-inc / Vision-FPGA-SoM
  tinyVision.ai Vision & Sensor FPGA System on Module
  ☆46Updated 4 years ago
• gowinsemi / GoAI
  GoAI 2.0 Public Repository
  ☆25Updated 3 years ago
• sipeed / TangPrimer-25K-example
  TangPrimer-25K-example project
  ☆63Updated last year
• ChinaQMTECH / ZYNQ_BAJIE_BOARD
  ☆22Updated 3 years ago
• gtjennings1 / UPDuino-OV7670-Camera
  Design to connect Lattice Ultraplus FPGA to OV7670 Camera Module
  ☆21Updated 8 years ago
• ataradov / riscv
  Verilog implementation of a RISC-V core
  ☆135Updated 7 years ago