Alternatives and similar repositories for RISC-V-FPGA

Users that are interested in RISC-V-FPGA are comparing it to the libraries listed below

• spider-tronix / VLSI
  RISC V core implementation using Verilog.
  ☆28Updated 4 years ago
• jvitkauskas / Altera-Cyclone-IV-board-V3.0
  Documentation for Chinese ALTERA Cyclone IV EP4CE6 FPGA Development Board
  ☆142Updated 3 years ago
• x653 / xv6-riscv-fpga
  Build a RISC-V computer system on fpga iCE40HX8K-EVB and run UNIX xv6 using only FOSS (free and open source hard- and software).
  ☆57Updated 2 years ago
• lushaylabs / tangnano9k-series-examples
  Examples for the Lushay Labs tang nano 9k series
  ☆126Updated last year
• sipeed / TangPrimer-20K-example
  TangPrimer-20K-example project
  ☆225Updated last year
• freecores / 8051
  8051 core
  ☆109Updated 11 years ago
• amsacks / OV7670-camera
  A RTL-based project in Verilog that shows real-time video captured by a CMOS camera OV7670 and displayed on a monitor through VGA at 640 …
  ☆23Updated 2 years ago
• BrianHGinc / BrianHG-DDR3-Controller
  DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…
  ☆85Updated last year
• ChinaQMTECH / QM_XC7A100T_WUKONG_BOARD
  ☆37Updated last year
• ChinaQMTECH / QMTECH_XC7K325T_CORE_BOARD
  ☆39Updated 4 years ago
• jakubcabal / uart-for-fpga
  Simple UART controller for FPGA written in VHDL
  ☆105Updated 4 years ago
• stnolting / neorv32-verilog
  ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.
  ☆101Updated last month
• verilog-indeed / gowin_fpga_tutorials
  Tutorials centred around Gowin FPGA parts for the /r/GowinFPGA subreddit
  ☆60Updated last year
• hi631 / tang-nano-4K
  tang-nano-4K mini samples
  ☆13Updated 3 years ago
• sifferman / fpga_screensaver
  This project implements the VGA protocol and allows custom images to be displayed to the screen using the Sipeed Tang Nano FPGA dev board…
  ☆14Updated 2 years ago
• sipeed / TangPrimer-25K-example
  TangPrimer-25K-example project
  ☆62Updated last year
• ben-marshall / uart
  A simple implementation of a UART modem in Verilog.
  ☆169Updated 4 years ago
• ombhilare999 / riscv-core
  A customized RISCV core made using verilog
  ☆19Updated 4 years ago
• mattvenn / first-fpga-pcb
  FPGA dev board based on Lattice iCE40 8k
  ☆76Updated 5 years ago
• sipeed / TangNano-4K-example
  TangNano-4K-example project
  ☆110Updated 2 years ago
• gtjennings1 / HyperBUS
  A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs
  ☆63Updated 7 years ago
• TimRudy / uart-verilog
  A simple 8 bit UART implementation in Verilog, with tests and timing diagrams
  ☆38Updated 3 months ago
• jaruiz / light52
  Yet another free 8051 FPGA core
  ☆36Updated 7 years ago
• electronicayciencia / verilog-vga
  Learn how to control a LCD with a FPGA making a serial console. Basic patterns, images, text and, finally, a serial terminal.
  ☆22Updated last year
• mmicko / fpga101-workshop
  FPGA 101 - Workshop materials
  ☆77Updated 6 years ago
• sifferman / fusesoc_template
  Example of how to get started with olofk/fusesoc.
  ☆19Updated 4 years ago
• har-in-air / SIPEED_TANG_PRIMER
  Projects using the Sipeed Tang Primer FPGA development board
  ☆16Updated 5 years ago
• ataradov / riscv
  Verilog implementation of a RISC-V core
  ☆133Updated 7 years ago
• sam210723 / fpga
  Collection of projects for various FPGA development boards
  ☆47Updated last year
• gowinsemi / GoAI
  GoAI 2.0 Public Repository
  ☆25Updated 3 years ago