Alternatives and similar repositories for RISC-V-FPGA

Users that are interested in RISC-V-FPGA are comparing it to the libraries listed below

• gowinsemi / GoAI
  GoAI 2.0 Public Repository
  ☆25Updated 3 years ago
• emb4fun / neorv32-examples
  Some neorv32 examples for Intel FPGA boards using Quartus II and SEGGER Embedded Studio for RISC-V.
  ☆15Updated 10 months ago
• spider-tronix / VLSI
  RISC V core implementation using Verilog.
  ☆26Updated 4 years ago
• amsacks / OV7670-camera
  A RTL-based project in Verilog that shows real-time video captured by a CMOS camera OV7670 and displayed on a monitor through VGA at 640 …
  ☆19Updated 2 years ago
• lushaylabs / tangnano9k-series-examples
  Examples for the Lushay Labs tang nano 9k series
  ☆117Updated last year
• jakubcabal / rmii-firewall-fpga
  RMII Firewall FPGA
  ☆24Updated 5 years ago
• damdoy / fpga_peripherals
  OV7670 camera, ST7735 screen and others on ice40 ultraplus fpga (breakout board)
  ☆16Updated 5 years ago
• stffrdhrn / adc_interface
  Verilog ADC interface for adc128s022 found in De0 Nano
  ☆14Updated 10 years ago
• gtjennings1 / UPDuino-OV7670-Camera
  Design to connect Lattice Ultraplus FPGA to OV7670 Camera Module
  ☆21Updated 7 years ago
• AngeloJacobo / ULX3S_FPGA_Sobel_Edge_Detection_OV7670
  Verilog design files and Icestudio file for Sobel Edge Detection with OV7670 camera using ULX3S FPGA Board
  ☆18Updated 3 years ago
• freecores / 8051
  8051 core
  ☆107Updated 11 years ago
• TimRudy / uart-verilog
  A simple 8 bit UART implementation in Verilog, with tests and timing diagrams
  ☆35Updated 2 years ago
• JdeRobot / FPGA-robotics
  Verilog library for developing robotics applications using FPGAs
  ☆71Updated last year
• calint / tang-nano-9k--riscv--cache-psram
  RISC-V implementation of RV32I for FPGA board Tang Nano 9K utilizing on-board burst PSRAM, flash and SD card
  ☆40Updated last week
• jvitkauskas / Altera-Cyclone-IV-board-V3.0
  Documentation for Chinese ALTERA Cyclone IV EP4CE6 FPGA Development Board
  ☆135Updated 2 years ago
• sipeed / TangPrimer-20K-example
  TangPrimer-20K-example project
  ☆208Updated 11 months ago
• Digilent / Arty-A7-35-XADC
  ☆19Updated 5 years ago
• BrianHGinc / BrianHG-DDR3-Controller
  DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…
  ☆80Updated last year
• jakubcabal / uart-for-fpga
  Simple UART controller for FPGA written in VHDL
  ☆102Updated 4 years ago
• ataradov / riscv
  Verilog implementation of a RISC-V core
  ☆124Updated 6 years ago
• hell03end / verilog-uart
  Simple 8-bit UART realization on Verilog HDL.
  ☆110Updated last year
• PacktPublishing / The-FPGA-Programming-Handbook-Second-Edition
  Code Repository for The FPGA Programming Handbook Second Edition, Published by Packt
  ☆99Updated 5 months ago
• ultraembedded / core_ulpi_wrapper
  ULPI Link Wrapper (USB Phy Interface)
  ☆29Updated 5 years ago
• jaeyangp / 2014_ucsc_fpga
  2014 UCSC Extension FPGA class
  ☆18Updated 9 years ago
• openXC7 / demo-projects
  Demo projects for various Kintex FPGA boards
  ☆62Updated 3 months ago
• ZiyangYE / General-Slow-DDR3-Interface
  A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.
  ☆38Updated last year
• mihir8181 / VLSI-Design-Digital-System
  This is this VLSI designing Project. This Project is created in Cadence Virtuoso. See the PDF for Pre-Post layout results and other detai…
  ☆32Updated 6 years ago
• Obijuan / RISC-V-FPGA
  RISC-V CPU for OpenFPGAs, in Icestudio
  ☆93Updated last year
• jaruiz / light52
  Yet another free 8051 FPGA core
  ☆35Updated 7 years ago
• stnolting / neorv32-verilog
  ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.
  ☆94Updated this week