FeddrickAquino / sse2rvvLinks
☆21Updated 2 years ago
Alternatives and similar repositories for sse2rvv
Users that are interested in sse2rvv are comparing it to the libraries listed below
Sorting:
- A C/C++ header file that converts Intel SSE intrinsics to MIPS/MIPS64 MSA intrinsics.☆10Updated 3 years ago
- The translator that supports translating NVPTX to SPIR-V. This translator is modified from LLVM-SPIR-V Translator.☆43Updated 3 years ago
- RISC-V implementation of the C/C++ Atomic operations library☆22Updated 6 years ago
- Example for running IREE in a bare-metal Arm environment.☆40Updated 2 months ago
- Simple demonstration of using the RISC-V Vector extension☆48Updated last year
- Encapsulate the frequently used AVX instructions as independent modules to reduce repeated development workload.☆125Updated last year
- Dump Apple PMU counter definitions from `/usr/share/kpep` in macOS☆16Updated 3 weeks ago
- C++17 implementation of an AST for Verilog code generation☆25Updated 2 years ago
- Custom BLAS and LAPACK Cross-Compilation Framework for RISC-V☆19Updated 5 years ago
- Microbenchmarks for Aarch64 (Cortex A53)☆12Updated 2 years ago
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆131Updated 2 weeks ago
- BLAS implementation for Intel FPGA☆77Updated 4 years ago
- Files used for the evaluation of uiCA☆18Updated 2 years ago
- a clone of POCL that includes RISC-V newlib devices support and Vortex☆45Updated last month
- TestFloat release 3☆68Updated 7 months ago
- Advanced Programming for Computer Design Problems☆17Updated 4 years ago
- C++ command shell library☆53Updated last year
- A GPU-based LZSS compression algorithm, highly tuned for NVIDIA GPGPUs and for streaming data, leveraging the respective strengths of CPU…☆36Updated 9 years ago
- FPGA acceleration of arbitrary precision floating point computations.☆40Updated 3 years ago
- Documentation of the RISC-V C API☆77Updated last week
- Wrappers for open source FPU hardware implementations.☆34Updated last year
- CV32E40X Design-Verification environment☆13Updated last year
- HeteroSim is a full system simulator supporting x86 multicore processors combined with a FPGA via bus-based architecture. Flexible design…☆21Updated 9 years ago
- Summary of bugs in Xuantie C9XX core design. include C906/C908/C910/C920☆24Updated 3 months ago
- BEER determines an ECC code's parity-check matrix based on the uncorrectable errors it can cause. BEER targets Hamming codes that are use…☆19Updated 5 years ago
- Arm C Language Extensions (ACLE)☆115Updated this week
- A simple profiler to count Nvidia PTX assembly instructions of OpenCL/SYCL/CUDA kernels for roofline model analysis.☆56Updated 6 months ago
- Microarchitecture diagrams of several CPUs☆43Updated this week
- ☆19Updated this week
- Software Instrumentation Dynamically Enabled☆13Updated last month