FeddrickAquino / sse2rvvLinks
☆21Updated 2 years ago
Alternatives and similar repositories for sse2rvv
Users that are interested in sse2rvv are comparing it to the libraries listed below
Sorting:
- RISC-V implementation of the C/C++ Atomic operations library☆22Updated 6 years ago
- oneAPI Data Parallel C++ (DPC++) language reference☆26Updated 2 years ago
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆134Updated last month
- Encapsulate the frequently used AVX instructions as independent modules to reduce repeated development workload.☆127Updated last year
- Utilities to measure read access times of caches, memory, and hardware prefetches for simple and fused operations☆85Updated 2 years ago
- A C/C++ header file that converts Intel SSE intrinsics to MIPS/MIPS64 MSA intrinsics.☆10Updated 3 years ago
- Simple demonstration of using the RISC-V Vector extension☆48Updated last year
- BLAS implementation for Intel FPGA☆77Updated 4 years ago
- x86-64, ARM, and RVV intrinsics viewer☆66Updated last month
- TestFloat release 3☆68Updated 8 months ago
- Translate RISC-V Vector Assembly from v1.0 to v0.7☆33Updated last year
- Arm C Language Extensions (ACLE)☆115Updated 2 weeks ago
- SYCL for Vitis: Experimental fusion of triSYCL with Intel SYCL oneAPI DPC++ up-streaming effort into Clang/LLVM☆121Updated last year
- Trying to figure various CPU things out☆87Updated last year
- The translator that supports translating NVPTX to SPIR-V. This translator is modified from LLVM-SPIR-V Translator.☆43Updated 4 years ago
- Documentation of the RISC-V C API☆77Updated this week
- SYCL Reference Manual☆28Updated last year
- Example for running IREE in a bare-metal Arm environment.☆39Updated 3 months ago
- ☆30Updated 7 months ago
- A header only library implementing common mathematical functions using SIMD intrinsics☆113Updated last month
- A GPU-based LZSS compression algorithm, highly tuned for NVIDIA GPGPUs and for streaming data, leveraging the respective strengths of CPU…☆37Updated 9 years ago
- AVX-512 documentation beyond what Intel provides☆57Updated last year
- ROB size testing utility☆158Updated 3 years ago
- GPTPU for SC 2021☆52Updated 2 years ago
- A framework that support executing unmodified CUDA source code on non-NVIDIA devices.☆136Updated 10 months ago
- Basic VCD comparison tool, for Verilator testing☆21Updated 7 months ago
- Fast AVX512 (AVX-512) quicksort + bitonic sort.☆28Updated 3 years ago
- ☆59Updated last week
- Custom BLAS and LAPACK Cross-Compilation Framework for RISC-V☆18Updated 5 years ago
- A domain-specific language and compiler for image processing☆77Updated 4 years ago