Alternatives and similar repositories for sse2rvv

Users that are interested in sse2rvv are comparing it to the libraries listed below

• brucehoult / rvv_example
  Simple demonstration of using the RISC-V Vector extension
  ☆42Updated last year
• RISCVtestbed / rvv-rollback
  Translate RISC-V Vector Assembly from v1.0 to v0.7
  ☆34Updated 10 months ago
• michaeljclark / riscv-atomics
  RISC-V implementation of the C/C++ Atomic operations library
  ☆22Updated 6 years ago
• i-evi / sse2msa
  A C/C++ header file that converts Intel SSE intrinsics to MIPS/MIPS64 MSA intrinsics.
  ☆10Updated 3 years ago
• KhronosGroup / SYCL_Reference
  SYCL Reference Manual
  ☆28Updated last year
• vortexgpgpu / NVPTX-SPIRV-Translator
  The translator that supports translating NVPTX to SPIR-V. This translator is modified from LLVM-SPIR-V Translator.
  ☆40Updated 3 years ago
• camel-cdr / rvv-bench
  A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code
  ☆117Updated 2 weeks ago
• sophgocommunity / SG2042-Newsletter
  Weekly update for SG2042 ecosystem. RISC-V is inevitable!
  ☆22Updated last week
• intel / tiny-tensor-compiler
  ☆17Updated this week
• libxsmm / libxsmm-dnn
  Reference implementation of Deep Neural Network primitives using LIBXSMM's Tensor Processing Primitives (TPP)
  ☆12Updated 2 months ago
• dzaima / intrinsics-viewer
  x86-64, ARM, and RVV intrinsics viewer
  ☆46Updated 2 months ago
• ProjectPhysX / PTXprofiler
  A simple profiler to count Nvidia PTX assembly instructions of OpenCL/SYCL/CUDA kernels for roofline model analysis.
  ☆55Updated 3 months ago
• atrosinenko / memtest86-plus-riscv
  Port of original MemTest86+ v5.1 to other architectures (RISC-V for now)
  ☆16Updated 5 years ago
• riscvarchive / riscv-zicond
  The ISA specification for the ZiCondOps extension.
  ☆19Updated last year
• petrpavlu / valgrind-riscv64
  Valgrind with support for the RISCV64/Linux platform.
  ☆65Updated 10 months ago
• oneapi-src / DPCPP_Reference
  oneAPI Data Parallel C++ (DPC++) language reference
  ☆26Updated 2 years ago
• InstLatx64 / InstLatX64_Demo
  InstLatX64_Demo
  ☆43Updated last month
• jiegec / fpu-wrappers
  Wrappers for open source FPU hardware implementations.
  ☆32Updated last year
• pnnl / COMET
  ☆40Updated this week
• howjmay / neon2rvv
  A translator from ARM NEON intrinsics to RISCV-V Extension implementation
  ☆34Updated 9 months ago
• afborchert / pointer-chasing
  Utilities to measure read access times of caches, memory, and hardware prefetches for simple and fused operations
  ☆83Updated last year
• kunpengcompute / AvxToNeon
  Encapsulate the frequently used AVX instructions as independent modules to reduce repeated development workload.
  ☆121Updated last year
• berenger-eu / avx-512-sort
  Fast AVX512 (AVX-512) quicksort + bitonic sort.
  ☆28Updated 3 years ago
• CMU-SAFARI / BEER
  BEER determines an ECC code's parity-check matrix based on the uncorrectable errors it can cause. BEER targets Hamming codes that are use…
  ☆19Updated 4 years ago
• riscvarchive / riscv-edk2-platforms
  Port of EDK2 implementation of UEFI to RISC-V. See documentation at:
  ☆18Updated 3 years ago
• riscv-non-isa / riscv-semihosting
  ☆30Updated last week
• UCTECHIP / rocket_chip_vpu
  ☆11Updated 4 years ago
• plctlab / riscv-cluster
  Towards a million-node RISC-V cluster.
  ☆13Updated 3 months ago
• intel / vc-intrinsics
  ☆58Updated 2 weeks ago
• jserv / uThreads
  A concurrent library based on cooperative scheduling of user-level threads(fibers) implemented in C++
  ☆27Updated 3 years ago