FeddrickAquino / sse2rvvLinks
☆21Updated 2 years ago
Alternatives and similar repositories for sse2rvv
Users that are interested in sse2rvv are comparing it to the libraries listed below
Sorting:
- RISC-V implementation of the C/C++ Atomic operations library☆22Updated 6 years ago
- Utilities to measure read access times of caches, memory, and hardware prefetches for simple and fused operations☆84Updated last year
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆127Updated last week
- oneAPI Data Parallel C++ (DPC++) language reference☆26Updated 2 years ago
- Encapsulate the frequently used AVX instructions as independent modules to reduce repeated development workload.☆125Updated last year
- The translator that supports translating NVPTX to SPIR-V. This translator is modified from LLVM-SPIR-V Translator.☆43Updated 3 years ago
- A framework that support executing unmodified CUDA source code on non-NVIDIA devices.☆136Updated 8 months ago
- Example for running IREE in a bare-metal Arm environment.☆40Updated last month
- Microarchitecture diagrams of several CPUs☆43Updated last week
- SYCL Reference Manual☆28Updated last year
- BLAS implementation for Intel FPGA☆77Updated 4 years ago
- Fast AVX512 (AVX-512) quicksort + bitonic sort.☆28Updated 3 years ago
- Teaching Vectorization and SIMD using Intel Intrinsics in a Computer Organization and Architecture class☆15Updated 7 months ago
- ☆28Updated 5 months ago
- SYCL for Vitis: Experimental fusion of triSYCL with Intel SYCL oneAPI DPC++ up-streaming effort into Clang/LLVM☆120Updated 10 months ago
- Arm C Language Extensions (ACLE)☆113Updated last month
- A header only library implementing common mathematical functions using SIMD intrinsics☆112Updated last week
- Intel® Instrumentation and Tracing Technology (ITT) and Just-In-Time (JIT) APIs☆121Updated last month
- x86-64, ARM, and RVV intrinsics viewer☆56Updated 5 months ago
- Haystack is an analytical cache model that given a program computes the number of cache misses.☆46Updated 6 years ago
- Simple demonstration of using the RISC-V Vector extension☆47Updated last year
- Trying to figure various CPU things out☆86Updated last year
- Fork of LLVM to support AMD AIEngine processors☆163Updated this week
- TestFloat release 3☆68Updated 6 months ago
- CPU micro benchmarks☆61Updated 3 months ago
- Header-only C/C++ static keys to avoid the overhead of conditional branches☆14Updated last year
- A simple profiler to count Nvidia PTX assembly instructions of OpenCL/SYCL/CUDA kernels for roofline model analysis.☆55Updated 6 months ago
- Documentation of the RISC-V C API☆77Updated this week
- ☆58Updated this week
- ROB size testing utility☆157Updated 3 years ago