FeddrickAquino / sse2rvv
☆19Updated last year
Related projects: ⓘ
- Translate RISC-V Vector Assembly from v1.0 to v0.7☆25Updated last month
- InstLatX64_Demo☆41Updated last month
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆77Updated 2 weeks ago
- Microbenchmarks for Aarch64 (Cortex A53)☆12Updated last year
- a clone of POCL that includes RISC-V newlib devices support and Vortex☆36Updated 3 months ago
- RISC-V GPGPU☆34Updated 4 years ago
- ☆52Updated last week
- Simple demonstration of using the RISC-V Vector extension☆34Updated 5 months ago
- ZFP Hardware Implementation☆12Updated last year
- Fork of LLVM to support AMD AIEngine processors☆99Updated this week
- SYCL Reference Manual☆25Updated 4 months ago
- The translator that supports translating NVPTX to SPIR-V. This translator is modified from LLVM-SPIR-V Translator.☆33Updated 2 years ago
- Fast AVX512 (AVX-512) quicksort + bitonic sort.☆25Updated 2 years ago
- x86-64, ARM, and RVV intrinsics viewer☆27Updated last month
- ⛔ DEPRECATED ⛔ HERO Software Development Kit☆20Updated 2 years ago
- AVX512 population count routines☆22Updated 5 years ago
- XuanTie vendor extension Instruction Set spec☆30Updated 2 weeks ago
- RISC-V implementation of the C/C++ Atomic operations library☆19Updated 5 years ago
- Documentation of the RISC-V C API☆69Updated last week
- RISC-V assembler/simulator with GUI☆12Updated 2 years ago
- TestFloat release 3☆51Updated 7 months ago
- simple cache latency test☆10Updated 3 years ago
- ROB size testing utility☆128Updated 2 years ago
- A library for PCIe Transaction Layer☆51Updated 2 years ago
- AVX-512 documentation beyond what Intel provides☆38Updated 9 months ago
- A reconfigurable and extensible VLIW processor implemented in VHDL☆30Updated 9 years ago
- Collection of synchronization micro-benchmarks and traces from infrastructure applications☆38Updated 4 months ago
- Instruction latency & throughput profiler for AArch64☆31Updated 7 months ago
- Intel® FPGA Runtime for OpenCL™ Software Technology☆32Updated this week
- This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…☆32Updated 2 weeks ago