Alternatives and similar repositories for sse2rvv:

Users that are interested in sse2rvv are comparing it to the libraries listed below

• riscv / riscv-smmtt
  This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…
  ☆42Updated last month
• i-evi / sse2msa
  A C/C++ header file that converts Intel SSE intrinsics to MIPS/MIPS64 MSA intrinsics.
  ☆10Updated 3 years ago
• RISCVtestbed / rvv-rollback
  Translate RISC-V Vector Assembly from v1.0 to v0.7
  ☆28Updated 5 months ago
• michaeljclark / riscv-atomics
  RISC-V implementation of the C/C++ Atomic operations library
  ☆19Updated 5 years ago
• jiegec / fpu-wrappers
  Wrappers for open source FPU hardware implementations.
  ☆30Updated 9 months ago
• brucehoult / rvv_example
  Simple demonstration of using the RISC-V Vector extension
  ☆39Updated 9 months ago
• CMU-SAFARI / BEER
  BEER determines an ECC code's parity-check matrix based on the uncorrectable errors it can cause. BEER targets Hamming codes that are use…
  ☆18Updated 4 years ago
• afborchert / pointer-chasing
  Utilities to measure read access times of caches, memory, and hardware prefetches for simple and fused operations
  ☆81Updated last year
• atrosinenko / memtest86-plus-riscv
  Port of original MemTest86+ v5.1 to other architectures (RISC-V for now)
  ☆15Updated 5 years ago
• riscv-non-isa / riscv-c-api-doc
  Documentation of the RISC-V C API
  ☆74Updated 2 weeks ago
• chipsalliance / rocket-chip-blocks
  RTL blocks compatible with the Rocket Chip Generator
  ☆14Updated 7 months ago
• kunpengcompute / AvxToNeon
  Encapsulate the frequently used AVX instructions as independent modules to reduce repeated development workload.
  ☆116Updated last year
• syntacore / rvv-simulator
  RISC-V vector extension ISA simulation
  ☆16Updated 5 years ago
• wcohen / libpfm4
  This is a mirror of the official libpfm4 git repository, https://sourceforge.net/p/perfmon2/libpfm4/ci/master/tree/ with some local branc…
  ☆56Updated 3 months ago
• InstLatx64 / InstLatX64_Demo
  InstLatX64_Demo
  ☆41Updated last week
• riscvarchive / riscv-zicond
  The ISA specification for the ZiCondOps extension.
  ☆19Updated 10 months ago
• sifive / riscv-vector-intrinsic-fuzzing
  A random fuzz generator for the RISC-V vector extension intrinsics
  ☆21Updated last month
• intel / vc-intrinsics
  ☆56Updated 3 weeks ago
• openhwgroup / cv32e40x-dv
  CV32E40X Design-Verification environment
  ☆11Updated 10 months ago
• CTSRD-CHERI / Toooba
  RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT
  ☆25Updated this week
• cwabbott0 / mali-isa-docs
  A collection of reverse-engineered documentation for the instruction sets for various generations of Mali GPU's.
  ☆36Updated 6 years ago
• llvm / eudsl
  Embedded Universal DSL: a good DSL for us, by us
  ☆29Updated this week
• Kuree / fsim
  Fiber-based SystemVerilog Simulator.
  ☆25Updated 2 years ago
• camel-cdr / rvv-bench
  A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code
  ☆97Updated 3 weeks ago
• KhronosGroup / SYCL_Reference
  SYCL Reference Manual
  ☆27Updated 9 months ago
• chipsalliance / rocket-chip-fpga-shells
  Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards
  ☆16Updated 2 months ago
• jiegec / cpu-micro-benchmarks
  CPU micro benchmarks
  ☆44Updated this week
• pattonkan / sse2rvv
  A translator from Intel SSE intrinsics to RISCV-V Extension implementation
  ☆17Updated 4 months ago
• makslevental / mmlir
  A minimal (really) out-of-tree MLIR example
  ☆37Updated last month
• oneapi-src / DPCPP_Reference
  oneAPI Data Parallel C++ (DPC++) language reference
  ☆24Updated 2 years ago