Read chapters directly from this repo - do not use GitHub Pages link.
☆149Jul 25, 2026Updated 2 months ago
Alternatives and similar repositories for riscv-vector-primer
Users that are interested in riscv-vector-primer are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆15Apr 28, 2026Updated 5 months ago
- This repository contains a RISC-V System-on-Chip (SoC) design files implemented in SystemVerilog☆21Feb 9, 2025Updated last year
- Examine x86-64 machine code to find suboptimal encodings and sequences of instructions☆17Sep 27, 2026Updated 3 weeks ago
- Telegram Bot for YTU Dining Hall Menu☆15May 9, 2022Updated 4 years ago
- ☆31Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Modular RISC-V implementation & SoC☆23Oct 9, 2026Updated last week
- Implementation of a RISC-V CPU in Verilog.☆19Jun 27, 2026Updated 3 months ago
- RISC-V Core Local Interrupt Controller (CLINT)☆34Aug 7, 2026Updated 2 months ago
- Links to the RVfpga materials developed by Imagination Technologies, and recent additions on teaching materials and experiences, papers, …☆41Oct 5, 2026Updated last week
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Jan 19, 2021Updated 5 years ago
- Python client SDK for the Qumulator quantum computing API☆20Sep 5, 2026Updated last month
- ☆25Apr 24, 2026Updated 5 months ago
- Chez Scheme☆15Oct 8, 2026Updated last week
- Unit tests generator for RVV 1.0☆118May 25, 2026Updated 4 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- CoreMark® is an industry-standard benchmark that measures the performance of central processing units (CPU) and embedded microcrontroller…☆11Jul 21, 2020Updated 6 years ago
- A RISC-V VP with SUBLEQ microcode☆13Sep 29, 2022Updated 4 years ago
- ☆34Sep 28, 2026Updated 2 weeks ago
- ☆22Sep 26, 2025Updated last year
- 3.3V SRAM macros for GF180MCU, based on the original 5V SRAM macros.☆24Jun 19, 2026Updated 3 months ago
- A sample of using VGA mode 13h on a QEMU RISC-V virt machine.☆16Jun 24, 2025Updated last year
- ☆23Aug 8, 2023Updated 3 years ago
- fbDOOM with RISC-V Vector optimizations☆17Aug 30, 2023Updated 3 years ago
- Complete UCIe v2.0 Controller RTL Implementation with Revolutionary 128 Gbps PAM4 Signaling - Architecture Design Complete, Ready for RTL…☆37Aug 30, 2025Updated last year
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Testfield: T593☆15Apr 27, 2026Updated 5 months ago
- HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V pro…☆192Feb 2, 2026Updated 8 months ago
- Daisytuner Optimizing Compiler Collection (docc)☆23Updated this week
- Vector processor for RISC-V vector ISA☆147Oct 19, 2020Updated 5 years ago
- Tracking RISC-V Actions on Education, Training, Courses, Monitorships, etc.☆1,868Updated this week
- Handle Fast Signal Traces (fst) in Python☆16Jun 11, 2025Updated last year
- High quality and composable RTL libraries in SystemVerilog☆56Updated this week
- A simple program to convert gdsII files to vector output formats. Currently used to create laser-cut models of standard cells.☆13May 30, 2023Updated 3 years ago
- ☆19Feb 24, 2026Updated 7 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- RISC-V port of GDB☆16Mar 9, 2026Updated 7 months ago
- spike-vp☆13Feb 5, 2024Updated 2 years ago
- A double JIT VM☆23Jul 9, 2026Updated 3 months ago
- Monorepo containing a machine-readable database of the RISC-V specification and artifact generation tools☆225Updated this week
- ☆15Sep 27, 2022Updated 4 years ago
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆22Sep 30, 2026Updated 2 weeks ago
- Original RISC-V 1.0 implementation. Not supported.☆44Oct 4, 2018Updated 8 years ago