Read chapters directly from this repo - do not use GitHub Pages link.
☆115Jul 25, 2026Updated this week
Alternatives and similar repositories for riscv-vector-primer
Users that are interested in riscv-vector-primer are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆14Apr 28, 2026Updated 3 months ago
- Telegram Bot for YTU Dining Hall Menu☆15May 9, 2022Updated 4 years ago
- ☆26Updated this week
- Modular RISC-V implementation & SoC☆17Updated this week
- RISC-V Core Local Interrupt Controller (CLINT)☆32Apr 8, 2026Updated 3 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- This repository contains a RISC-V System-on-Chip (SoC) design files implemented in SystemVerilog☆16Feb 9, 2025Updated last year
- Links to the RVfpga materials developed by Imagination Technologies, and recent additions on teaching materials and experiences, papers, …☆36Updated this week
- Chez Scheme☆15Nov 2, 2025Updated 8 months ago
- Unit tests generator for RVV 1.0☆115May 25, 2026Updated 2 months ago
- 3.3V SRAM macros for GF180MCU, based on the original 5V SRAM macros.☆23Jun 19, 2026Updated last month
- CoreMark® is an industry-standard benchmark that measures the performance of central processing units (CPU) and embedded microcrontroller…☆11Jul 21, 2020Updated 6 years ago
- A sample of using VGA mode 13h on a QEMU RISC-V virt machine.☆16Jun 24, 2025Updated last year
- ☆22Aug 8, 2023Updated 2 years ago
- fbDOOM with RISC-V Vector optimizations☆17Aug 30, 2023Updated 2 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Handle Fast Signal Traces (fst) in Python☆16Jun 11, 2025Updated last year
- A simple program to convert gdsII files to vector output formats. Currently used to create laser-cut models of standard cells.☆13May 30, 2023Updated 3 years ago
- Daisytuner Optimizing Compiler Collection (docc)☆22Updated this week
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Jan 19, 2021Updated 5 years ago
- a datastructure for scalable combinatorial syntax☆24Updated this week
- HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V pro…☆178Feb 2, 2026Updated 5 months ago
- High quality and composable RTL libraries in SystemVerilog☆44Updated this week
- Testfield: T593☆15Apr 27, 2026Updated 3 months ago
- Intel Management Engine JTAG Proof of Concept☆23Nov 14, 2019Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- spike-vp☆13Feb 5, 2024Updated 2 years ago
- Monorepo containing a machine-readable database of the RISC-V specification and artifact generation tools☆200Updated this week
- RISC-V port of GDB☆16Mar 9, 2026Updated 4 months ago
- A double JIT VM☆23Jul 9, 2026Updated 2 weeks ago
- List of several designs I have been working through the years to avoid re-designing it again☆16Jun 17, 2024Updated 2 years ago
- Original RISC-V 1.0 implementation. Not supported.☆44Oct 4, 2018Updated 7 years ago
- Tracking RISC-V Actions on Education, Training, Courses, Monitorships, etc.☆1,701Updated this week
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆164Updated this week
- A 4x4 Weight Stationary Systolic Array Implementation☆15Oct 16, 2023Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Creat your .gitignore files with CLI☆14Jan 17, 2022Updated 4 years ago
- Fuzzing for SpinalHDL☆17Oct 10, 2022Updated 3 years ago
- Digital Design Equivalence Checking☆81Updated this week
- ☆23Apr 24, 2026Updated 3 months ago
- The fastest RISC-V sandbox☆1,089Updated this week
- Implementation of a RISC-V CPU in Verilog.☆18Jun 27, 2026Updated last month
- Lecture information☆10Jan 8, 2024Updated 2 years ago