Read chapters directly from this repo - do not use GitHub Pages link.
☆104Feb 9, 2026Updated 3 months ago
Alternatives and similar repositories for riscv-vector-primer
Users that are interested in riscv-vector-primer are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆17Updated this week
- mirror of shakti.com/edu/k.zip☆11Sep 21, 2025Updated 8 months ago
- The "A" portion of the "A+" language, created by Arthur Whitney at Morgan Stanley.☆15Dec 22, 2015Updated 10 years ago
- ☆14Jan 22, 2026Updated 4 months ago
- Local VTIL inspection tool for visualizing blocks, CFGs, instruction metadata and editing .vtil files.☆15Apr 14, 2026Updated last month
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- This dataset includes the monitoring of energy consumption of a Data Server that is working in the facilities of the Information Technolo…☆13Apr 24, 2022Updated 4 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆94Nov 26, 2025Updated 6 months ago
- Common Music 2.12 by Rick Taube. Also check out the related cm-incudine, cm-fomus, cm-utils and cm-svg repos here.☆27Nov 16, 2025Updated 6 months ago
- Alpha64 R10000 Two-Way Superscalar Processor☆12May 6, 2019Updated 7 years ago
- ☆20Jul 3, 2025Updated 10 months ago
- Documentation of the VTIL API.☆32Apr 5, 2026Updated last month
- Generate CLI program colorschemes based on your vim colorscheme☆11Jan 17, 2023Updated 3 years ago
- A bignum library for C.☆32Jul 9, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆15Jul 28, 2022Updated 3 years ago
- 2D Systolic Array Multiplier☆29Jan 27, 2024Updated 2 years ago
- Support code for DVCon 2021 paper submission☆13Mar 1, 2021Updated 5 years ago
- Neural Turing Machine for a Multi-Processor System on Chip verified with UVM/OSVVM/FV☆12Updated this week
- Procyon is the brightest star in the constellation of Canis Minor. But it's also the name of my RISC-V out-of-order processor.☆12Apr 6, 2023Updated 3 years ago
- ☆10Dec 15, 2023Updated 2 years ago
- Latest in the line of the E32 processors with better/generic cache placement☆10Feb 25, 2023Updated 3 years ago
- Microarchitectural control flow integrity (𝜇CFI) verification checks whether there exists a control or data flow from instruction's ope…☆16Feb 12, 2026Updated 3 months ago
- OpenExSys_NoC a mesh-based network on chip IP.☆20Dec 1, 2023Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Contains the code for the Flexus cycle-accurate simulator, used in QFlex.☆14May 18, 2026Updated last week
- An open silicon CHERIoT Ibex microcontroller chip☆18May 23, 2025Updated last year
- A reconfigurable and extensible VLIW processor implemented in VHDL☆40Mar 14, 2015Updated 11 years ago
- ☆10Dec 17, 2025Updated 5 months ago
- ☆23Apr 24, 2026Updated last month
- Package manager for LSP, DAP, linters, and more for the Emacs Operating System☆103May 17, 2026Updated last week
- Gemini 30F2 (30F3 variant 00) MIPS Processor for NSCSCC2022☆11Sep 21, 2022Updated 3 years ago
- ☆15May 17, 2025Updated last year
- Open-source AI Accelerator Stack integrating compute, memory, and software — from RTL to PyTorch.☆25May 19, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- UB-aware interpreter for LLVM debugging☆48Updated this week
- Provides automation scripts for building BFMs☆16Apr 19, 2025Updated last year
- ☆14Jun 7, 2021Updated 4 years ago
- 5-stage RISC-V CPU, originally developed for RISCBoy☆38Jul 1, 2023Updated 2 years ago
- Integrated Circuit Design - IC Design Flow and Project-Based Learning☆55Mar 1, 2026Updated 2 months ago
- Designing a Multi-Agent Fabric Integration Architecture to run on de10-lite FPGA.☆18Apr 28, 2026Updated 3 weeks ago
- Tiny vi text editor clone with enough features to be truly useful☆15Feb 14, 2024Updated 2 years ago