Read chapters directly from this repo - do not use GitHub Pages link.
☆147Jul 25, 2026Updated 2 months ago
Alternatives and similar repositories for riscv-vector-primer
Users that are interested in riscv-vector-primer are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆15Apr 28, 2026Updated 4 months ago
- ☆31Updated this week
- Modular RISC-V implementation & SoC☆22Aug 29, 2026Updated 3 weeks ago
- RISC-V Core Local Interrupt Controller (CLINT)☆34Aug 7, 2026Updated last month
- Python client SDK for the Qumulator quantum computing API☆20Sep 5, 2026Updated 3 weeks ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Chez Scheme☆15Aug 28, 2026Updated last month
- Unit tests generator for RVV 1.0☆118May 25, 2026Updated 4 months ago
- CoreMark® is an industry-standard benchmark that measures the performance of central processing units (CPU) and embedded microcrontroller…☆11Jul 21, 2020Updated 6 years ago
- A sample of using VGA mode 13h on a QEMU RISC-V virt machine.☆16Jun 24, 2025Updated last year
- 3.3V SRAM macros for GF180MCU, based on the original 5V SRAM macros.☆23Jun 19, 2026Updated 3 months ago
- Handle Fast Signal Traces (fst) in Python☆16Jun 11, 2025Updated last year
- Testfield: T593☆15Apr 27, 2026Updated 5 months ago
- Daisytuner Optimizing Compiler Collection (docc)☆22Updated this week
- Intel Management Engine JTAG Proof of Concept☆21Nov 14, 2019Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- spike-vp☆13Feb 5, 2024Updated 2 years ago
- Monorepo containing a machine-readable database of the RISC-V specification and artifact generation tools☆220Updated this week
- List of several designs I have been working through the years to avoid re-designing it again☆16Jun 17, 2024Updated 2 years ago
- Original RISC-V 1.0 implementation. Not supported.☆44Oct 4, 2018Updated 7 years ago
- Translate RISC-V Vector Assembly from v1.0 to v0.7☆37Aug 21, 2024Updated 2 years ago
- Tracking RISC-V Actions on Education, Training, Courses, Monitorships, etc.☆1,807Sep 14, 2026Updated last week
- Creat your .gitignore files with CLI☆14Jan 17, 2022Updated 4 years ago
- Fuzzing for SpinalHDL☆17Oct 10, 2022Updated 3 years ago
- ☆23Apr 24, 2026Updated 5 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Digital Design Equivalence Checking☆111Updated this week
- Subroutines which implement RISC-V multiplication, division, base conversion, square root, and other integer algorithms☆22Sep 13, 2026Updated 2 weeks ago
- The fastest RVA23 RISC-V sandbox☆1,124Sep 12, 2026Updated 2 weeks ago
- Implementation of a RISC-V CPU in Verilog.☆19Jun 27, 2026Updated 3 months ago
- Lecture information☆10Jan 8, 2024Updated 2 years ago
- ☆33Sep 17, 2026Updated last week
- IHP 130nm ASIC tapeout of a 2x2 bfloat16 matrix matrix multiplication with DFT infrastructure. Iteration on the previous accelerator tape…☆44Jul 10, 2026Updated 2 months ago
- Fault Injection Automatic Test Equipment☆17Nov 22, 2021Updated 4 years ago
- Text to emoji translation via DeepDreaming☆16Jun 24, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Tiny RISC-V machine code monitor written in RISC-V assembly.☆66May 16, 2026Updated 4 months ago
- LEVEL: Open-source RV32IMC RISC-V processor core with pipelined microarchitecture, cache support, SoC peripherals and verification framew…☆33Jul 6, 2026Updated 2 months ago
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆793Updated this week
- Complete UCIe v2.0 Controller RTL Implementation with Revolutionary 128 Gbps PAM4 Signaling - Architecture Design Complete, Ready for RTL…☆38Aug 30, 2025Updated last year
- Full End-to-End examples showing how to use First-gen Gaudi and Gaudi2 in common use cases☆13Dec 2, 2024Updated last year
- Learn the Design of a 6-stage pipelined RISC-V CPU☆16Oct 22, 2025Updated 11 months ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆548Updated this week