This repository contains a RISC-V System-on-Chip (SoC) design files implemented in SystemVerilog
☆21Feb 9, 2025Updated last year
Alternatives and similar repositories for riscv
Users that are interested in riscv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Links to the RVfpga materials developed by Imagination Technologies, and recent additions on teaching materials and experiences, papers, …☆40Sep 28, 2026Updated last week
- Metadata download plugin for calibre. Downloads bibliographic metadata through the Crossref REST API☆11Sep 27, 2020Updated 6 years ago
- HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V pro…☆190Feb 2, 2026Updated 8 months ago
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆22Aug 9, 2026Updated 2 months ago
- CVA6-platform is a multicore CVA6 with CV-MESH software and regression platform☆16Nov 12, 2023Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Mar 28, 2025Updated last year
- Arduino Nano 33 BLE Sense for beginners☆13Mar 4, 2023Updated 3 years ago
- is a comprehensive, cross-platform standalone application built for modern Analog IC Designers. It streamlines the $g_m/I_D$ design metho…☆19Apr 2, 2026Updated 6 months ago
- This repository contains getting started projects related to all PSoC4 pioneer kits.☆15Jul 9, 2026Updated 3 months ago
- Musical instrument synthesis on STM32 with additional USB-MIDI host driver for use with digital pianos.☆17Dec 18, 2019Updated 6 years ago
- This repository provides examples that demonstrates how to develop PSoC 4 MCU based analog designs. These examples help you to use periph…☆15Jul 9, 2026Updated 3 months ago
- Classe LaTeX para teses de mestrado do Instituto Superior Técnico☆14Sep 22, 2020Updated 6 years ago
- RISCV MYTH 4 stage pipelined core designed using TL-Verilog and supports RV32I base integer instruction set☆16Jan 14, 2021Updated 5 years ago
- Programmable System on Chip for control of atomic physics experiments☆11Sep 13, 2022Updated 4 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- ☆51Apr 26, 2024Updated 2 years ago
- This repository contains openlane configuration and source files for tutorials that I created☆16Mar 5, 2024Updated 2 years ago
- submission repository for efabless mpw6 shuttle☆31Jan 10, 2024Updated 2 years ago
- RISCV CPU implementation in SystemVerilog☆32Updated this week
- Google QuickDraw Nerual Network On STM32F4☆13Apr 26, 2019Updated 7 years ago
- RISC-V Playground on Nandland Go☆16Mar 2, 2023Updated 3 years ago
- Mini RISC-V SOC☆13Nov 13, 2015Updated 10 years ago
- Automatically exported from code.google.com/p/gemp-lotr☆13Aug 2, 2023Updated 3 years ago
- STM32 library for SPI ST7735 LCD☆16Mar 31, 2016Updated 10 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A low-level socket I/O implementation providing TCP, UDP, TLS and DTLS networking to CLIPS-based Rules Engines☆14Aug 29, 2026Updated last month
- 基于物联网技术以及人脸识别技术，系统底层采用ESP32开发板为核心，在ESP32开发板上接入了红外对管传 感器、蜂鸣器、电磁锁等元器件，当有人暴力开锁触发红外报警信息时，便会通过蜂鸣器报警。应用层PC端使用摄像头实现人脸识别，实现用户登录以及收银台解锁，通过TCP协议与云主机…☆16Jul 4, 2021Updated 5 years ago
- Implementation of a Serial Peripheral Interface(SPI) using Verilog and testing various modes of the SPI Device☆23Jul 7, 2024Updated 2 years ago
- ST7735 (80x160) library for Raspberry Pi Pico / Pico 2☆16Aug 26, 2026Updated last month
- SystemVerilog language-oriented exercises☆32Jun 30, 2026Updated 3 months ago
- An FPGA-based RISC-V CPU☆16Dec 7, 2021Updated 4 years ago
- Simple implementation of I2C interface written on Verilog and SystemC☆49Aug 26, 2017Updated 9 years ago
- 🎓 Instructional RISC-V processor design framework: single-cycle to 5-stage pipeline with FPGA verification and complete learning guideli…☆109Feb 2, 2026Updated 8 months ago
- A voxel game written in a custom engine☆19Jan 21, 2026Updated 8 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- C++ wrapper around the embedded graphics library, LVGL☆23Dec 21, 2025Updated 9 months ago
- RISC V core implementation using Verilog.☆31Mar 27, 2021Updated 5 years ago
- A tiniest ASIC GPU that can render only two texture mapped triangles☆31Jan 2, 2026Updated 9 months ago
- RISC-V Infrastructure for AI Accelerators☆57Sep 24, 2026Updated 2 weeks ago
- ST7735 driver and library for STM32F3DISCOVEY board☆21Feb 4, 2014Updated 12 years ago
- ADC input -> DSP -> DAC output for Discovery F4☆25Mar 9, 2026Updated 7 months ago
- ☆20Jul 21, 2020Updated 6 years ago