sifive / RiscvSpecFormal

The RiscvSpecKami package provides SiFive's RISC-V processor model. Built using Coq, this processor model can be used for simulation, model checking, and semantics analysis. The RISC-V processor model can be output as Verilog and simulated/synthesized using standard Verilog tools.
76Updated 4 years ago

Alternatives and similar repositories for RiscvSpecFormal:

Users that are interested in RiscvSpecFormal are comparing it to the libraries listed below