The RiscvSpecKami package provides SiFive's RISC-V processor model. Built using Coq, this processor model can be used for simulation, model checking, and semantics analysis. The RISC-V processor model can be output as Verilog and simulated/synthesized using standard Verilog tools.
☆79Apr 24, 2020Updated 6 years ago
Alternatives and similar repositories for RiscvSpecFormal
Users that are interested in RiscvSpecFormal are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Kami - a DSL for designing Hardware in Coq, and the associated semantics and theorems for proving its correctness. Kami is inspired by Bl…☆232Aug 31, 2020Updated 6 years ago
- RISC-V Specification in Coq☆120Sep 18, 2026Updated last month
- Kami based processor implementations and specifications☆23Jun 8, 2020Updated 6 years ago
- A formal semantics of the RISC-V ISA in Haskell☆180Aug 13, 2023Updated 3 years ago
- Locus site for Public Review of Several RISC-V ISA Formal Specs☆76Jun 18, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆21Aug 1, 2015Updated 11 years ago
- Formal specification of RISC-V Instruction Set☆102Jun 29, 2020Updated 6 years ago
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆173Sep 17, 2026Updated last month
- ☆11Nov 19, 2015Updated 10 years ago
- COATCheck☆13Nov 4, 2018Updated 7 years ago
- RTLCheck☆26Oct 9, 2018Updated 8 years ago
- ☆20Mar 15, 2016Updated 10 years ago
- Verified Software Toolchain☆511Oct 15, 2026Updated last week
- A core language for rule-based hardware design 🦑☆190Dec 10, 2025Updated 10 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆103Nov 22, 2019Updated 6 years ago
- CoreIR Symbolic Analyzer☆75Oct 27, 2020Updated 5 years ago
- PipeProof☆11Dec 18, 2019Updated 6 years ago
- Western Digital’s Open Source RISC-V SweRV Instruction Set Simulator☆205Dec 3, 2020Updated 5 years ago
- Formal specification and verification of hardware, especially for security and privacy.☆133May 19, 2022Updated 4 years ago
- ☆106Jun 27, 2022Updated 4 years ago
- A formalization of bitset operations in Coq and the corresponding axiomatization and extraction to OCaml native integers [maintainer=@ant…☆25Mar 3, 2026Updated 7 months ago
- Experiments in Synthetic Differential Geometry☆16Jul 1, 2021Updated 5 years ago
- "An Altruistic Processor", implemented in CLaSH (WARNING: incomplete code)☆13Mar 31, 2017Updated 9 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆192Apr 4, 2026Updated 6 months ago
- firrtlator is a FIRRTL C++ library☆23Dec 15, 2016Updated 9 years ago
- Provides a packaged collection of open source EDA tools☆12Apr 14, 2019Updated 7 years ago
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆100Jan 29, 2026Updated 8 months ago
- RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)☆343Jan 23, 2022Updated 4 years ago
- Sail architecture definition language☆960Updated this week
- ☆21Dec 29, 2014Updated 11 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Jan 6, 2022Updated 4 years ago
- Minimal Lisp interpreter.☆12Mar 4, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Compiler for type theoretic lambda calculi equipped with system primtives which compiles side-effecting, strict expressions into efficien…☆43Jul 27, 2019Updated 7 years ago
- A function definition package for Rocq☆236Updated this week
- RISC-V Formal Verification Framework☆633Apr 6, 2022Updated 4 years ago
- Firmware infrastructure, contain RTOS Abstraction Layer, demos and more...☆55Nov 7, 2021Updated 4 years ago
- Sail RISC-V model☆783Updated this week
- Coq formalizations of functional languages.☆144Jul 2, 2020Updated 6 years ago
- The ANUBIS benchmark suite for Incremental Synthesis☆13Dec 15, 2020Updated 5 years ago