sifive / RiscvSpecFormal
The RiscvSpecKami package provides SiFive's RISC-V processor model. Built using Coq, this processor model can be used for simulation, model checking, and semantics analysis. The RISC-V processor model can be output as Verilog and simulated/synthesized using standard Verilog tools.
☆75Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for RiscvSpecFormal
- Kami - a DSL for designing Hardware in Coq, and the associated semantics and theorems for proving its correctness. Kami is inspired by Bl…☆197Updated 4 years ago
- Galois RISC-V ISA Formal Tools☆56Updated 10 months ago
- A formal semantics of the RISC-V ISA in Haskell☆155Updated last year
- Locus site for Public Review of Several RISC-V ISA Formal Specs☆73Updated 4 years ago
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆142Updated 2 months ago
- Formal specification of RISC-V Instruction Set☆97Updated 4 years ago
- RISC-V Specification in Coq☆109Updated 3 months ago
- Verilog development and verification project for HOL4☆24Updated 2 weeks ago
- Formal specification and verification of hardware, especially for security and privacy.☆124Updated 2 years ago
- A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)☆20Updated 7 years ago
- Kami based processor implementations and specifications☆22Updated 4 years ago
- Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model☆71Updated last month
- An executable specification of the RISCV ISA in L3.☆41Updated 5 years ago
- A core language for rule-based hardware design 🦑☆140Updated last month
- RISC-V XBitmanip Extension☆27Updated 5 years ago
- Time-sensitive affine types for predictable hardware generation☆134Updated 4 months ago
- A RiscV processor implementing the RV32I instruction set written in Clash☆50Updated 6 years ago
- The source code to the Voss II Hardware Verification Suite☆53Updated 2 months ago
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆88Updated 5 months ago
- CoreIR Symbolic Analyzer☆61Updated 4 years ago
- CHERI-RISC-V model written in Sail☆55Updated last week
- Haskell library for hardware description☆98Updated last month
- The HW-CBMC and EBMC Model Checkers for Verilog☆61Updated this week
- A scala based simulator for circuits described by a LoFirrtl file☆47Updated last year
- A formalization of the RVWMO (RISC-V) memory model☆30Updated 2 years ago
- Build an educational formally verified version of the Nand 2 Tetris course using Coq (and other formal tools).☆54Updated 2 years ago
- Manythread RISC-V overlay for FPGA clusters☆35Updated 2 years ago
- A generic test bench written in Bluespec☆45Updated 3 years ago
- Kansas Lava☆47Updated 5 years ago
- ☆21Updated 9 years ago