☆28Mar 30, 2022Updated 4 years ago
Alternatives and similar repositories for gurulang
Users that are interested in gurulang are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆14Oct 20, 2023Updated 2 years ago
- Baremetal Backtracing on RISC-V☆16Jun 22, 2021Updated 4 years ago
- A linux PCIe driver for Altera☆11Oct 9, 2018Updated 7 years ago
- Asyncgo is zero-dependency asynchronous task executor & worker pool written in pure go, that prioritises speed and ease of use.☆30Oct 3, 2025Updated 6 months ago
- RISCulator is a RISC-V emulator.☆12Aug 18, 2023Updated 2 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Framework for writing tests for RISC-V CPU/SOC validation.☆11Jan 19, 2026Updated 3 months ago
- MESMERIC: A Software-based NVM Emulator Supporting Read/Write Asymmetric Latencies☆10Oct 1, 2020Updated 5 years ago
- SoC for muntjac☆13Jun 18, 2025Updated 10 months ago
- Docker image for NS-3 Network Simulator v.3.30☆13Apr 11, 2021Updated 5 years ago
- Running Rust on the (Linux) Litex VexRiscv FPGA SOC☆16Jun 3, 2025Updated 10 months ago
- a small simple slow serial FPGA core☆16Mar 11, 2021Updated 5 years ago
- ☆16Jul 10, 2025Updated 9 months ago
- cross platform clipboard library☆17Oct 16, 2023Updated 2 years ago
- Direct Access Memory for MPSoC☆13Apr 19, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- SDN Laboratory☆10May 6, 2021Updated 4 years ago
- this folder contains different algorithms implemented on FPGA☆13Dec 30, 2023Updated 2 years ago
- A Simple XML Document Database (University Project)☆10May 30, 2022Updated 3 years ago
- Our contribution to the AMD Open Hardware Contest: A ML-based Deep Packet Inspection for RDMA-networking on FPGAs☆12Dec 10, 2024Updated last year
- The systems bred pastebin | Easiest pastebin of the west!☆12Jul 8, 2023Updated 2 years ago
- Source code of the U-TRR methodology presented in "Uncovering In-DRAM RowHammer Protection Mechanisms: A New Methodology, Custom RowHamme…☆18Nov 15, 2022Updated 3 years ago
- DE10 NANO SHA3-256 Proof of Work Miner☆13Sep 8, 2020Updated 5 years ago
- ⭕ Tricky, super fast and dumb JSON library for C/C++☆20Dec 12, 2023Updated 2 years ago
- TinyQV - Crowdsourced Risc-V SoC☆36Oct 20, 2025Updated 6 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- SHA3-256 MINER CORE☆14Aug 30, 2020Updated 5 years ago
- TIDENet is an ASIC written in Verilog for Tiny Image Detection at Edge with neural networks (TIDENet) using DNNWeaver 2.0, the Google Sky…☆17Jan 30, 2023Updated 3 years ago
- A dead simple template manager for neovim written in lua☆23Aug 21, 2021Updated 4 years ago
- FPGA referrence implementation for aion equihash 2109☆16Aug 1, 2018Updated 7 years ago
- Open-source thin-and-light 13" laptop☆63Jul 25, 2024Updated last year
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆86Feb 5, 2026Updated 2 months ago
- Public Release Repo for PhIDO, currently maintained.☆33Mar 30, 2026Updated last month
- Set up your GitHub Actions workflow with a OSS CAD Suite☆16Mar 19, 2026Updated last month
- diablo is an Out-Of-Order 64-bit RISC-V processor.☆16Sep 1, 2023Updated 2 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- A utility for testing and building software modules☆14May 29, 2024Updated last year
- ☆17Oct 9, 2023Updated 2 years ago
- Some neorv32 examples for Intel FPGA boards using Quartus II and SEGGER Embedded Studio for RISC-V.☆15Oct 5, 2025Updated 6 months ago
- Python Implementation of the CME FedWatch Tool for Estimating Probabilities of Federal Funds Rate Changes at Upcoming FOMC Meetings.☆12Sep 20, 2023Updated 2 years ago
- Playground for implementing LDPC codes on FPGA☆17Jan 1, 2023Updated 3 years ago
- Quick'n'dirty FuseSoC+cocotb example☆19Nov 26, 2024Updated last year
- 4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions☆27Aug 16, 2023Updated 2 years ago