sheshavpd / gurulangView external linksLinks
☆28Mar 30, 2022Updated 3 years ago
Alternatives and similar repositories for gurulang
Users that are interested in gurulang are comparing it to the libraries listed below
Sorting:
- A linux PCIe driver for Altera☆11Oct 9, 2018Updated 7 years ago
- Framework for writing tests for RISC-V CPU/SOC validation.☆11Jan 19, 2026Updated 3 weeks ago
- Docker image for NS-3 Network Simulator v.3.30☆13Apr 11, 2021Updated 4 years ago
- SDN Laboratory☆11May 6, 2021Updated 4 years ago
- RISCulator is a RISC-V emulator.☆12Aug 18, 2023Updated 2 years ago
- Source code of the U-TRR methodology presented in "Uncovering In-DRAM RowHammer Protection Mechanisms: A New Methodology, Custom RowHamme…☆17Nov 15, 2022Updated 3 years ago
- SoC for muntjac☆12Jun 18, 2025Updated 7 months ago
- Direct Access Memory for MPSoC☆13Jan 27, 2026Updated 2 weeks ago
- The systems bred pastebin | Easiest pastebin of the west!☆12Jul 8, 2023Updated 2 years ago
- DE10 NANO SHA3-256 Proof of Work Miner☆13Sep 8, 2020Updated 5 years ago
- SAP-1 CPU in Verilog for the Mojo FPGA board - has seperate address bus.☆12Jun 28, 2020Updated 5 years ago
- a small simple slow serial FPGA core☆16Mar 11, 2021Updated 4 years ago
- ☆16Jul 10, 2025Updated 7 months ago
- MESMERIC: A Software-based NVM Emulator Supporting Read/Write Asymmetric Latencies☆10Oct 1, 2020Updated 5 years ago
- Playground for implementing LDPC codes on FPGA☆17Jan 1, 2023Updated 3 years ago
- TinyQV - Crowdsourced Risc-V SoC☆34Oct 20, 2025Updated 3 months ago
- Baremetal Backtracing on RISC-V☆16Jun 22, 2021Updated 4 years ago
- Running Rust on the (Linux) Litex VexRiscv FPGA SOC☆15Jun 3, 2025Updated 8 months ago
- diablo is an Out-Of-Order 64-bit RISC-V processor.☆16Sep 1, 2023Updated 2 years ago
- Public Release Repo for PhIDO, currently maintained.☆29Feb 9, 2026Updated last week
- ⭕ Tricky, super fast and dumb JSON library for C/C++☆20Dec 12, 2023Updated 2 years ago
- Parasitic capacitance analysis of foundry metal stackups☆16Jan 12, 2026Updated last month
- TIDENet is an ASIC written in Verilog for Tiny Image Detection at Edge with neural networks (TIDENet) using DNNWeaver 2.0, the Google Sky…☆17Jan 30, 2023Updated 3 years ago
- Some neorv32 examples for Intel FPGA boards using Quartus II and SEGGER Embedded Studio for RISC-V.☆15Oct 5, 2025Updated 4 months ago
- FPGA referrence implementation for aion equihash 2109☆16Aug 1, 2018Updated 7 years ago
- Repository for Hornet RISC-V Core☆19Sep 15, 2022Updated 3 years ago
- ☆16Aug 20, 2024Updated last year
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆80Feb 5, 2026Updated last week
- ☆17Oct 9, 2023Updated 2 years ago
- Set up your GitHub Actions workflow with a OSS CAD Suite☆16Mar 21, 2024Updated last year
- A utility for testing and building software modules☆14May 29, 2024Updated last year
- Quick'n'dirty FuseSoC+cocotb example☆19Nov 26, 2024Updated last year
- pLUTo is a DRAM-based Processing-using-Memory architecture that leverages the high density of DRAM to enable the massively parallel stori…☆18Jan 12, 2023Updated 3 years ago
- A simple CPU ray tracer written in Rust☆22Mar 10, 2023Updated 2 years ago
- CXL Memory Resource Kit top-level repository☆20Dec 13, 2023Updated 2 years ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions☆26Aug 16, 2023Updated 2 years ago
- Viam Server for Microcontrollers☆21Oct 9, 2025Updated 4 months ago
- Simulator for the pioneering TX-2 computer☆29Nov 13, 2025Updated 3 months ago
- A dead simple template manager for neovim written in lua☆23Aug 21, 2021Updated 4 years ago