Alternatives and similar repositories for emucxl

Users that are interested in emucxl are comparing it to the libraries listed below

• zxhero / gem5-CXL
  This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…
  ☆34Updated 10 months ago
• spypaul / MQSim_CXL_Linux
  ☆26Updated 2 years ago
• Sys-KU / AutoTiering
  [USENIX ATC '21] Exploring the Design Space of Page Management for Multi-Tiered Memory Systems
  ☆45Updated 3 years ago
• cxl-reskit / cxl-reskit
  CXL Memory Resource Kit top-level repository
  ☆53Updated 2 years ago
• spypaul / MQSim_CXL
  ☆70Updated 2 years ago
• ece-fast-lab / cxl_type3_tests
  This is the respository that holds the artifacts of MICRO'23 -- Demystifying CXL Memory with True CXL-Ready Systems and CXL Memory Device…
  ☆47Updated last year
• WangYaohuii / CXL-SSD-Sim
  A Full-System Simulator for CXL-Based SSD Memory System
  ☆26Updated 5 months ago
• bsc-mem / Mess-benchmark
  A Multiplatform benchmark designed to provide holistic, detailed and close-to-hardware view of memory system performance with family of b…
  ☆34Updated 2 weeks ago
• lingfenghsiang / Nomad
  OSDI'24 Nomad implementation
  ☆46Updated 6 months ago
• ferry-hhh / CXL-DMSim
  CXL-DMSim: A Full-System CXL Disaggregated Memory Simulator Based on gem5
  ☆73Updated 2 months ago
• cosmoss-jigu / memtis
  Tiered memory management
  ☆77Updated 8 months ago
• SlugLab / CXLMemSim
  CXLMemSim: A pure software simulated CXL.mem for performance characterization
  ☆155Updated last week
• Compute-Express-Link / CXLPapers
  ☆104Updated last year
• host-architecture / colloid
  Tiered Memory Management: Access Latency is the Key!
  ☆50Updated 2 months ago
• madsys-dev / sosp-paper19-ae
  The Artifact Evaluation Version of SOSP Paper #19
  ☆46Updated 9 months ago
• TheNetAdmin / VANS
  VANS: A validated NVRAM simulator
  ☆27Updated last year
• sylab / multi-clock
  Sources for the Multi-Clock system as described in the paper: MULTI-CLOCK: Dynamic Tiering for Hybrid Memory Systems, HPCA 2022.
  ☆19Updated 3 years ago
• Amit-P89 / -DRackSim
  Pin based tool for simulation of rack-scale disaggregated memory systems
  ☆20Updated 2 months ago
• PKUZHOU / NeoMem-MICRO-2024
  The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering
  ☆52Updated 9 months ago
• Tom-CaoZH / CXL-101
  Contain some materials about CXL.
  ☆18Updated last year
• casys-kaist / AMP
  Adaptive Page Migration Policy with Huge Pages in Tiered Memory Systems
  ☆14Updated 3 years ago
• quyifei23 / gem5-for-CXL
  this is a repository based on gem5 and aims to be modified for CXL
  ☆22Updated last year
• WukLab / Clio
  Clio, ASPLOS'22.
  ☆77Updated 3 years ago
• ysarch-lab / nimble_page_management_asplos_2019
  Kernel repo of "Nimble Page Management for Tiered Memory Systems" in ASPLOS 2019
  ☆44Updated 2 years ago
• cuhk-mass / hemem
  A mirror of https://bitbucket.org/ajaustin/hemem/src/sosp-submission/
  ☆21Updated 2 years ago
• platformxlab / G10
  ☆36Updated last year
• bytedance / eurosys24-artifacts
  Artifacts of EuroSys'24 paper "Exploring Performance and Cost Optimization with ASIC-Based CXL Memory"
  ☆25Updated last year
• project-kona / asplos21-ae
  ☆30Updated 4 years ago
• zainryan / INSIDER-System
  An FPGA-based full-stack in-storage computing system.
  ☆37Updated 4 years ago
• barabanshek / sabre
  ☆18Updated 11 months ago