cloudarxiv / emucxl

Related projects: ⓘ

• Sys-KU / AutoTiering
  Exploring the Design Space of Page Management for Multi-Tiered Memory Systems (USENIX ATC '21)
  ☆43Updated 2 years ago
• zxhero / gem5-CXL
  This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…
  ☆21Updated 2 months ago
• ece-fast-lab / cxl_type3_tests
  This is the respository that holds the artifacts of MICRO'23 -- Demystifying CXL Memory with True CXL-Ready Systems and CXL Memory Device…
  ☆32Updated 6 months ago
• cosmoss-jigu / memtis
  Tiered memory management
  ☆52Updated last week
• madsys-dev / sosp-paper19-ae
  The Artifact Evaluation Version of SOSP Paper #19
  ☆39Updated last month
• spypaul / MQSim_CXL
  ☆59Updated last year
• spypaul / MQSim_CXL_Linux
  ☆21Updated last year
• Compute-Express-Link / CXLPapers
  ☆81Updated last year
• cxl-reskit / cxl-reskit
  CXL Memory Resource Kit top-level repository
  ☆37Updated last year
• TheNetAdmin / VANS
  VANS: A validated NVRAM simulator
  ☆26Updated 9 months ago
• uclasystem / canvas
  Canvas: Isolated and Adaptive Swapping for Multi-Applications on Remote Memory
  ☆36Updated last year
• SlugLab / CXLMemSim
  A place to store the CXL simulator
  ☆121Updated 2 months ago
• sylab / multi-clock
  Sources for the Multi-Clock system as described in the paper: MULTI-CLOCK: Dynamic Tiering for Hybrid Memory Systems, HPCA 2022.
  ☆19Updated 2 years ago
• spcl / CoRM
  CoRM: Compactable Remote Memory over RDMA
  ☆19Updated 3 years ago
• csl-iisc / GPM-ASPLOS22
  ☆31Updated 3 months ago
• WukLab / Clio
  Clio, ASPLOS'22.
  ☆69Updated 2 years ago
• project-kona / asplos21-ae
  ☆28Updated 3 years ago
• madsys-dev / smart
  Scaling Up Memory Disaggregated Applications with SMART
  ☆20Updated 4 months ago
• zainryan / INSIDER-System
  An FPGA-based full-stack in-storage computing system.
  ☆37Updated 3 years ago
• uclasystem / hermit
  Hermit: Low-Latency, High-Throughput, and Transparent Remote Memory via Feedback-Directed Asynchrony
  ☆31Updated 3 months ago
• fadedzipper / gem5-cxl
  ☆23Updated this week
• PDS-Lab / Rcmp
  Rcmp: Reconstructing RDMA-based Memory Disaggregation via CXL
  ☆40Updated 8 months ago
• cuhk-mass / hemem
  A mirror of https://bitbucket.org/ajaustin/hemem/src/sosp-submission/
  ☆15Updated last year
• platformxlab / G10
  ☆32Updated last year
• lingfenghsiang / Nomad
  OSDI'24 Nomad implementation
  ☆26Updated 3 months ago
• bytedance / eurosys24-artifacts
  Artifacts of EuroSys'24 paper "Exploring Performance and Cost Optimization with ASIC-Based CXL Memory"
  ☆20Updated 7 months ago
• ysarch-lab / nimble_page_management_asplos_2019
  Kernel repo of "Nimble Page Management for Tiered Memory Systems" in ASPLOS 2019
  ☆38Updated 2 years ago
• clusterfarmem / fastswap
  Fastswap, a fast swap system for far memory through RDMA
  ☆75Updated 10 months ago
• casys-kaist / AMP
  Adaptive Page Migration Policy with Huge Pages in Tiered Memory Systems
  ☆13Updated 2 years ago
• SJTU-IPADS / librdpma
  ☆25Updated 3 years ago