Alternatives and similar repositories for emucxl

Users that are interested in emucxl are comparing it to the libraries listed below

• zxhero / gem5-CXL
  This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…
  ☆36Updated last year
• Sys-KU / AutoTiering
  [USENIX ATC 2021] Exploring the Design Space of Page Management for Multi-Tiered Memory Systems
  ☆47Updated 3 years ago
• ferry-hhh / CXL-DMSim
  CXL-DMSim: A Full-System CXL Disaggregated Memory Simulator With Comprehensive Silicon Validation
  ☆92Updated 2 weeks ago
• SlugLab / CXLMemSim
  CXLMemSim: A pure software simulated CXL.mem for performance characterization
  ☆168Updated this week
• lingfenghsiang / Nomad
  OSDI'24 Nomad implementation
  ☆51Updated 2 months ago
• madsys-dev / sosp-paper19-ae
  The Artifact Evaluation Version of SOSP Paper #19
  ☆51Updated last year
• cosmoss-jigu / memtis
  Tiered memory management
  ☆81Updated last month
• cxl-reskit / cxl-reskit
  CXL Memory Resource Kit top-level repository
  ☆57Updated 2 years ago
• Compute-Express-Link / CXLPapers
  ☆109Updated 2 years ago
• spypaul / MQSim_CXL
  ☆72Updated 2 years ago
• bsc-mem / Mess-benchmark
  A Multiplatform benchmark designed to provide holistic, detailed and close-to-hardware view of memory system performance with family of b…
  ☆38Updated 2 months ago
• TheNetAdmin / VANS
  VANS: A validated NVRAM simulator
  ☆27Updated last year
• ece-fast-lab / cxl_type3_tests
  This is the respository that holds the artifacts of MICRO'23 -- Demystifying CXL Memory with True CXL-Ready Systems and CXL Memory Device…
  ☆50Updated last year
• twicy / awesome-CXL
  This is a repo listing papers/blogs/news related to CXL. Let's take the leap to Next-Gen memory system with the awesome CXL
  ☆18Updated last year
• spypaul / MQSim_CXL_Linux
  ☆29Updated 2 years ago
• casys-kaist / AMP
  Adaptive Page Migration Policy with Huge Pages in Tiered Memory Systems
  ☆16Updated 3 years ago
• host-architecture / colloid
  Tiered Memory Management: Access Latency is the Key!
  ☆54Updated 6 months ago
• project-kona / asplos21-ae
  ☆31Updated 4 years ago
• sylab / multi-clock
  Sources for the Multi-Clock system as described in the paper: MULTI-CLOCK: Dynamic Tiering for Hybrid Memory Systems, HPCA 2022.
  ☆19Updated 3 years ago
• MoatLab / Pond
  Pond: CXL-Based Memory Pooling Systems for Cloud Platforms (ASPLOS'23)
  ☆209Updated 11 months ago
• cuhk-mass / hemem
  A mirror of https://bitbucket.org/ajaustin/hemem/src/sosp-submission/
  ☆23Updated 2 years ago
• WukLab / Clio
  Clio, ASPLOS'22.
  ☆78Updated 3 years ago
• bytedance / eurosys24-artifacts
  Artifacts of EuroSys'24 paper "Exploring Performance and Cost Optimization with ASIC-Based CXL Memory"
  ☆28Updated last year
• ysarch-lab / nimble_page_management_asplos_2019
  Kernel repo of "Nimble Page Management for Tiered Memory Systems" in ASPLOS 2019
  ☆45Updated 3 years ago
• clusterfarmem / fastswap
  Fastswap, a fast swap system for far memory through RDMA
  ☆81Updated last year
• PKUZHOU / NeoMem-MICRO-2024
  The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering
  ☆57Updated last year
• uclasystem / hermit
  Hermit: Low-Latency, High-Throughput, and Transparent Remote Memory via Feedback-Directed Asynchrony
  ☆34Updated last year
• BLepers / JohnnyCache
  Johnny Cache: the End of DRAM Cache Conflicts (in Tiered Main Memory Systems)
  ☆19Updated 2 years ago
• skhynix / hmsdk
  Heterogeneous Memory Software Development Kit
  ☆84Updated 9 months ago
• WangYaohuii / CXL-SSD-Sim
  A Full-System Simulator for CXL-Based SSD Memory System
  ☆32Updated 9 months ago