NGSPICE Simulation of CMOS Circuits
☆19Jun 6, 2023Updated 2 years ago
Alternatives and similar repositories for ngspice-cmos
Users that are interested in ngspice-cmos are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆31Jul 30, 2022Updated 3 years ago
- a curated "awesome list" of open-source hardware Intellectual Property (IP) blocks designed specifically for the SkyWater 130nm (SKY130) …☆18Apr 18, 2026Updated 3 weeks ago
- SKILL Codes, PCell Creation☆20May 21, 2021Updated 4 years ago
- A fake "technology" to play with☆19Feb 11, 2022Updated 4 years ago
- ☆20Dec 27, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆11Dec 23, 2022Updated 3 years ago
- Reads a Cadence techfile into KLayout and produces layer properties from it☆31Oct 22, 2023Updated 2 years ago
- built Memristor model and simulated learning circuit with python☆13Apr 11, 2022Updated 4 years ago
- ☆11Nov 17, 2025Updated 5 months ago
- A SystemVerilog-based simulation and design of a Last Level Cache (LLC) implementing the MESI protocol, featuring Pseudo-LRU replacement,…☆16Mar 8, 2026Updated 2 months ago
- Multi-Delay Filter( or Partioned-block based Frequency-domain Adaptive Filter) impl with python.☆32Oct 12, 2021Updated 4 years ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆75Apr 29, 2026Updated last week
- ☆49Jan 23, 2026Updated 3 months ago
- A survey of manufacturer-provided DRAM operating parameters and timings as specified by DRAM chip datasheets from between 1970 and 2021. …☆11May 4, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- RISCV MYTH 4 stage pipelined core designed using TL-Verilog and supports RV32I base integer instruction set☆15Jan 14, 2021Updated 5 years ago
- Securing Deep Spiking Neural Networks against Adversarial Attacks through Inherent Structural Parameters☆13Aug 15, 2022Updated 3 years ago
- Linear constant constant/current constant voltage power supply PCB☆13May 24, 2020Updated 5 years ago
- Flask app to use Google Contacts as a phone directory for Cisco 79xx IP phones.☆19Nov 14, 2013Updated 12 years ago
- A ZipCPU SoC for the Nexys Video board supporting video functionality☆20Nov 13, 2024Updated last year
- Repository for content for the AMLD2020 workshop "Spiking neural networks for real-time inference tasks"☆17Oct 28, 2020Updated 5 years ago
- Synthesizable SystemVerilog IP-Core of the I2S Receiver☆10Jun 7, 2020Updated 5 years ago
- The code of SpikingSSMs: Learning Long Sequences with Sparse and Parallel Spiking State Space Models☆23Mar 25, 2026Updated last month
- a mini TPU with floating point arithmetic☆53Dec 22, 2025Updated 4 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Tcl examples repository designed primarily for use with the latest version of the Libero® SoC Design Suite.☆11Jul 18, 2024Updated last year
- ☆10Mar 2, 2022Updated 4 years ago
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆13Aug 26, 2024Updated last year
- Reverse Protected 18650 Lithium-Ion Charging Unit☆13Jun 20, 2020Updated 5 years ago
- Delta-sigma audio DAC (16b, 48kHz), intended for tape-out on MPW-5, SKY130 technology.☆35Mar 13, 2022Updated 4 years ago
- Development area for another repo: Learn_Bluespec_and_RISCV_Design☆13Nov 10, 2025Updated 5 months ago
- ☆17Apr 25, 2024Updated 2 years ago
- Various utilities to modify BIOS/UEFI firmware files and live editing IN YOUR PC!☆15Aug 25, 2022Updated 3 years ago
- Gerber file for an arduino based transistor curve tracer☆13May 23, 2022Updated 3 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- A Verilog AMBA AHB Multilayer interconnect generator☆12Aug 8, 2017Updated 8 years ago
- Reservoir computing framework for Loihi☆14Sep 23, 2022Updated 3 years ago
- Interactive Device Simulator☆13Jan 10, 2024Updated 2 years ago
- ☆17Sep 16, 2022Updated 3 years ago
- Python tools for generating and testing SPICE netlists/waveforms involving crossbar memory arrays in various configurations☆14Jan 22, 2020Updated 6 years ago
- Cython implementation of Moattar and Homayounpour's Voice Activity Detection (VAD) algorithm fast enough for real-time on an RPi 3.☆12Aug 18, 2018Updated 7 years ago
- ICLR 2024 LMUFormer: Low Complexity Yet Powerful Spiking Model With Legendre Memory Units☆13Sep 20, 2024Updated last year