Teddy-van-Jerry / ngspice-cmosLinks
NGSPICE Simulation of CMOS Circuits
☆14Updated 2 years ago
Alternatives and similar repositories for ngspice-cmos
Users that are interested in ngspice-cmos are comparing it to the libraries listed below
Sorting:
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆28Updated 3 years ago
- SKILL Codes, PCell Creation☆13Updated 4 years ago
- A current mode buck converter on the SKY130 PDK☆30Updated 4 years ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆24Updated 6 years ago
- This repository will maintain simulation files, layout files and other relevant files on the SAR ADC worked on in the VSD Summer Online I…☆20Updated 4 years ago
- Reads a Cadence techfile into KLayout and produces layer properties from it☆24Updated last year
- 12 bit SAR ADC IP in Skywater 130 nm PDK☆18Updated last year
- 12-bit 10-KSPS Incremental Delta-Sigma ADC in Skywater 130 nm☆20Updated 2 years ago
- A port of the MATLAB Delta Sigma Toolbox based on free software and very little sleep☆14Updated 2 years ago
- An EDA tool for automatic device sizing using Gm/Id method.☆14Updated 11 months ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- A 10bit SAR ADC in Sky130☆25Updated 2 years ago
- Skywater 130nm Klayout Device Generators PDK☆31Updated last year
- Model SAR ADC with python!☆21Updated 3 years ago
- components and examples for creating radio ICs using the open skywater 130nm PDK☆19Updated 4 years ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC☆32Updated 2 years ago
- A single-script repo for a script to turn a calibre layer file to a KLayout .lyp file☆13Updated 7 years ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆56Updated 3 weeks ago
- LAYout with Gridded Objects☆29Updated 5 years ago
- ☆29Updated 4 years ago
- List of SpinalHDL projects, libraries, and learning resources.☆17Updated 5 months ago
- This project shows the design process of the main blocks of a typical RX frontend system.☆26Updated 4 years ago
- Analog and RF blocks on Skywaters 130nm☆11Updated 3 years ago
- ☆55Updated last year
- FPGA-based Fully Digital FM Transmitter using SDR (Software-Defined Radio) techniquies as up-converter using hpsdm, comb filters, cordic …☆15Updated 4 years ago
- ☆45Updated last year
- An innovative Verilog-A compiler☆28Updated last week
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆54Updated 8 years ago
- ☆14Updated this week
- ☆19Updated 11 years ago