sahandKashani / Altera-FPGA-top-level-filesLinks
Top-level files and pin assignment scripts for various Altera FPGAs
☆12Updated 8 years ago
Alternatives and similar repositories for Altera-FPGA-top-level-files
Users that are interested in Altera-FPGA-top-level-files are comparing it to the libraries listed below
Sorting:
- Verilog HDL files☆147Updated last year
- Lecture about FIR filter on an FPGA☆12Updated last year
- SystemVerilog Tutorial☆160Updated 3 months ago
- My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu☆141Updated 4 years ago
- Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedd…☆135Updated 2 months ago
- opensource EDA tool flor VLSI design☆33Updated last year
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆263Updated 2 months ago
- This repo provide an index of VLSI content creators and their materials☆154Updated 11 months ago
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆140Updated last year
- lowRISC Style Guides☆447Updated last month
- A simple implementation of a UART modem in Verilog.☆148Updated 3 years ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆103Updated last year
- ECE 3300 HDL Code☆51Updated 2 years ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆89Updated 2 years ago
- 100 Days of RTL☆386Updated 11 months ago
- learn the combinational and sequential logic circuit.☆17Updated 2 weeks ago
- ☆43Updated last month
- HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V pro…☆77Updated 2 months ago
- ☆15Updated 2 years ago
- The journey of designing an ASIC (application specific integrated circuit) is long and involves a number of major steps – moving from a c…☆374Updated 3 weeks ago
- Design and Analysis of CMOS Inverter using the sky130 pdk and various open source tools☆113Updated 3 years ago
- A Single Cycle Risc-V 32 bit CPU☆49Updated 2 years ago
- Pipelined RISC-V RV32I Core in Verilog☆38Updated 2 years ago
- A vision transformer based framework for classifying executable images as benign or malicious☆9Updated last year
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆51Updated last year
- The project involves the design of a 4X4 (16-bit) SRAM Memory Array using Cadence Virtuoso☆34Updated last year
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆73Updated 3 years ago
- HackerRank test solutions for FPGA engineer interview at Optiver☆10Updated 5 years ago
- Verilog implementation of multi-stage 32-bit RISC-V processor☆116Updated 4 years ago
- This project offers an immersive tutorial experienced within the context of the Advanced Physical Design, focusing on the utilization of …☆18Updated last year