rschlaikjer / hx4k-pmod
Lattice HX4K breakout board, designed for hand-assembly
☆11Updated 4 years ago
Alternatives and similar repositories for hx4k-pmod
Users that are interested in hx4k-pmod are comparing it to the libraries listed below
Sorting:
- Use amaranth-to-litex to simply import Amaranth code into a Litex project.☆15Updated last year
- Reusable Verilog 2005 components for FPGA designs☆43Updated 2 months ago
- ☆12Updated 3 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆21Updated last year
- Simplified environment for litex☆14Updated 4 years ago
- Utilities for the ECP5 FPGA☆18Updated 3 years ago
- Fusesoc compatible rtl cores☆15Updated 2 years ago
- A configurable USB 2.0 device core☆31Updated 4 years ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆18Updated this week
- Wishbone bridge over SPI☆11Updated 5 years ago
- Example Verilog code for Ulx3s☆40Updated 3 years ago
- GUI editor for hardware description designs☆28Updated last year
- SDRAM controller with multiple wishbone slave ports☆29Updated 6 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆18Updated 2 years ago
- ☆20Updated 2 years ago
- IO expansion board compatible with Digilent Arty A7☆11Updated last year
- micro version of cocotb, to run on microcontrollers or desktop to get hardware in the loop☆13Updated 2 months ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆32Updated 3 years ago
- Siglent SDS1x0xX-E FPGA bitstreams☆41Updated 4 months ago
- DVI video out example for prjtrellis☆16Updated 6 years ago
- A LiteX module implementing a USB UAC2 module with simple PDM in/out☆14Updated 3 years ago
- Example Risc-V SoC with VexRiscv, custom peripherals and bare metal firmware☆12Updated 4 years ago
- ☆15Updated 3 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 3 years ago
- Firmware to implement USB communications on the CH32V307 microcontroller☆11Updated 2 years ago
- ☆44Updated 2 months ago
- Open source Logic Analyzer based on LiteX SoC☆25Updated last month
- USB virtual model in C++ for Verilog☆30Updated 7 months ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- Programmable multichannel ADPCM decoder for FPGA☆23Updated 4 years ago