rschlaikjer / hx4k-pmodLinks
Lattice HX4K breakout board, designed for hand-assembly
☆11Updated 4 years ago
Alternatives and similar repositories for hx4k-pmod
Users that are interested in hx4k-pmod are comparing it to the libraries listed below
Sorting:
- ☆12Updated 4 years ago
- Use amaranth-to-litex to simply import Amaranth code into a Litex project.☆15Updated last year
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated last month
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆30Updated 2 years ago
- Wishbone bridge over SPI☆11Updated 5 years ago
- Ice40 open source HDMI examples on BlackIce II☆11Updated 3 years ago
- This is a collection of the built in libraries of the VHDPlus IDE toghether with examples. Commits will be featured in the IDE with futur…☆20Updated last year
- Quickly update a bitstream with new RAM contents☆15Updated 4 years ago
- Simplified environment for litex☆14Updated 4 years ago
- Utilities for the ECP5 FPGA☆18Updated 3 years ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆22Updated this week
- Firmware to implement USB communications on the CH32V307 microcontroller☆11Updated 2 years ago
- verilog core for ws2812 leds☆33Updated 3 years ago
- A LiteX module implementing a USB UAC2 module with simple PDM in/out☆15Updated 3 years ago
- Reusable Verilog 2005 components for FPGA designs☆44Updated 4 months ago
- Conecting the Litefury FPGA accelerator to Raspberry Pi 5 over PCIe gen2 x1☆29Updated last year
- ☆16Updated 3 years ago
- Artix7 SOM☆18Updated 9 months ago
- Müsli USB Pmod-compatible module☆11Updated 2 years ago
- Siglent SDS1x0xX-E FPGA bitstreams☆41Updated 6 months ago
- Example Verilog code for Ulx3s☆40Updated 3 years ago
- sump3 logic analyzer☆21Updated 2 months ago
- CRUVI Standard Specifications☆19Updated last year
- Fusesoc compatible rtl cores☆15Updated 2 years ago
- Open source Logic Analyzer based on LiteX SoC☆26Updated 2 months ago
- DVI video out example for prjtrellis☆16Updated 6 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆27Updated 4 months ago
- Use ECP5 JTAG port to interact with user design☆30Updated 3 years ago
- RP2040 MCU based PMOD☆20Updated 7 months ago
- Löwe FPGA Board☆12Updated last year