rvce-latex / Project-Report-TemplateLinks
This is a Latex template is only for RV College of Engineering students for their report writing in latex.
☆8Updated 5 months ago
Alternatives and similar repositories for Project-Report-Template
Users that are interested in Project-Report-Template are comparing it to the libraries listed below
Sorting:
- opensource EDA tool flor VLSI design☆33Updated last year
- Design and Analysis of CMOS Inverter using the sky130 pdk and various open source tools☆110Updated 3 years ago
- 5 stage pipeline implementation of RISC-V 32I Processor.☆11Updated 6 months ago
- ☆22Updated 2 years ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆25Updated 3 years ago
- Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedd…☆129Updated last week
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆29Updated 2 years ago
- 2 Week digital VLSI SoC design and planning workshop with complete RTL2GDSII flow organised by VSD in collaboration with NASSCOM (Advance…☆22Updated last year
- This repo provide an index of VLSI content creators and their materials☆150Updated 9 months ago
- ☆13Updated 8 months ago
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆249Updated last week
- ☆17Updated 2 years ago
- Trying to get a new skill☆23Updated 5 months ago
- ☆12Updated 7 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆42Updated 3 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆70Updated 4 years ago
- UART implementation using verilog☆19Updated 2 years ago
- A vision transformer based framework for classifying executable images as benign or malicious☆10Updated last year
- Complete tutorial code.☆20Updated last year
- 5 Day TCL begginer to advanced training workshop by VSD☆17Updated last year
- This repository contains the tasks performed for VL508- Physical Design of ASIC Course (Fall 2024)☆12Updated 6 months ago
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆11Updated 9 months ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆27Updated 11 months ago
- VSDSquadron Research Internship 2024 program where we learn about RISC-V processor and VLSI Design using various open source tools.☆27Updated last year
- ☆18Updated 2 weeks ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆62Updated 2 years ago
- ☆12Updated 2 months ago
- This repository is dedicated to exploring the practical aspects of analog electronic circuits and Analog VLSI design. It contains a colle…☆23Updated last year
- Light Utilization with Multicycle Operational Stages (LUMOS) RISC-V Processor☆48Updated 5 months ago
- Design, implement, and test an Arm Cortex-A-based SoCs on FPGA hardware using functional specifications, standard hardware description an…☆105Updated last week