michg / riscv32_lcc
☆11Updated 4 years ago
Alternatives and similar repositories for riscv32_lcc:
Users that are interested in riscv32_lcc are comparing it to the libraries listed below
- A highly-configurable and compact variant of the ZPU processor core☆34Updated 9 years ago
- The RCA 1802 in Verilog☆18Updated 2 months ago
- This fork family includes the 6502 upgraded to 32-bit address bus, in Verilog HDL☆20Updated 5 years ago
- The TV80 (Verilog) synthesizable soft core of Zilog Z80 (forked from http://opencores.org/project,tv80)☆10Updated 9 years ago
- A complete 65C02 computer with VGA output on a Lattice Ultra Plus FPGA☆27Updated 5 years ago
- Y80e - Z80/Z180 compatible processor extended by eZ80 instructions☆21Updated 10 years ago
- Very compact (8KB) embedded x86 BIOS for FPGA/emulators/386EX☆16Updated 3 years ago
- Simple fixed-cycle SDRAM Controller☆26Updated 5 years ago
- ☆51Updated 7 years ago
- Retro Z80 computer for the Pano Logic Thin Client☆46Updated 2 years ago
- Verilog sources for simple 6502 computer.☆27Updated 4 years ago
- TV80 Z80-compatible microprocessor☆51Updated 4 years ago
- 🔌 CPU86 - Free VHDL CPU8088 IP core - ported to Papilio and Max1000 FPGA☆44Updated 2 months ago
- "Designing Video Game Hardware in Verilog" in iCE40HX8K Breakout Board.☆18Updated 5 years ago
- FPGA based PDP-11 cpu☆18Updated 9 years ago
- A ZipCPU demonstration port for the icoboard☆17Updated 3 years ago
- 16 bit RISC-V proof of concept☆22Updated 6 months ago
- FPGA 80186 IBM PC compatible system for Altera Cyclone IV (EP4CE15F23/EP4CE55F23)☆21Updated 3 years ago
- RISC-V implementation of RV32I for FPGA board Tang Nano 9K utilizing on-board burst PSRAM, flash and SD card☆27Updated this week
- A re-creation of a Cosmac ELF computer, Coded in SpinalHDL☆40Updated 3 years ago
- A very simple RISC-V ISA emulator.☆37Updated 4 years ago
- A PicoRV32 SoC for the TinyFPGA BX with peripherals designed for building games☆22Updated 6 years ago
- A user-mode simulator for various version of PDP-11 Unix☆30Updated 8 years ago
- eForth for the j1 simulator and actual J1 FPGAs☆34Updated 9 years ago
- MOVED TO GITLAB☆10Updated 2 years ago
- Small microcoded 68000 verilog softcore☆53Updated 6 years ago
- J-Core J2/J32 5 stage pipeline CPU core☆50Updated 4 years ago
- This repository is the original work of Paul Nankervis and originally lived at this location: https://skn.noip.me/pdp11/pdp11.html☆14Updated 2 years ago
- A pipelined, in-order, scalar VHDL implementation of the MRISC32 ISA☆24Updated last year