Alternatives and similar repositories for awesome-vhdl

Users that are interested in awesome-vhdl are comparing it to the libraries listed below

• FPGAwars / FPGA-peripherals
  Collection of open-source peripherals in Verilog
  ☆179Updated 3 years ago
• VHDL / awesome-vhdl
  A curated list of awesome VHDL IP cores, frameworks, libraries, software and resources.
  ☆81Updated 5 years ago
• jakubcabal / uart-for-fpga
  Simple UART controller for FPGA written in VHDL
  ☆99Updated 3 years ago
• g2384 / VHDLFormatter
  VHDL formatter web online written in typescript
  ☆55Updated 2 years ago
• FPHDL / fphdl
  VHDL-2008 Support Library
  ☆57Updated 8 years ago
• Qucs / ADMS
  ADMS is a code generator for some of Verilog-A
  ☆100Updated 2 years ago
• jonasjj / awesome-vhdl
  VHDL extension for visual studio code
  ☆20Updated 3 months ago
• chipsalliance / f4pga-examples
  Example designs showing different ways to use F4PGA toolchains.
  ☆276Updated last year
• VHDL / pyVHDLModel
  An abstract language model of VHDL written in Python.
  ☆54Updated last week
• paulscherrerinstitute / psi_common
  Common elements for FPGA Design (FIFOs, RAMs, etc.)
  ☆34Updated 4 months ago
• robertofem / CycloneVSoC-examples
  Examples using the Cyclone V SoC chip
  ☆106Updated 6 years ago
• OSVVM / OsvvmLibraries
  Start here. Includes all other OSVVM libraries as submodules: Utility, Common, Verification Component, and Script.
  ☆64Updated last week
• ZipCPU / openarty
  An Open Source configuration of the Arty platform
  ☆130Updated last year
• ZipCPU / wbuart32
  A simple, basic, formally verified UART controller
  ☆306Updated last year
• fusesoc / blinky
  Example LED blinking project for your FPGA dev board of choice
  ☆178Updated last month
• ZipCPU / dpll
  A collection of phase locked loop (PLL) related projects
  ☆107Updated last year
• Paebbels / pyVHDLParser
  Streaming based VHDL parser.
  ☆84Updated 11 months ago
• kevinpt / vhdl-extras
  Flexible VHDL library
  ☆187Updated 2 years ago
• fusesoc / fusesoc-cores
  FuseSoC standard core library
  ☆144Updated last month
• jeremiah-c-leary / vhdl-style-guide
  Style guide enforcement for VHDL
  ☆211Updated this week
• analogdevicesinc / fpgahdl_xilinx
  (RETIRED see https://github.com/analogdevicesinc/hdl instead) FPGA interface reference designs for Analog Devices mixed signal IC product…
  ☆89Updated 6 years ago
• xesscorp / VHDL_Lib
  Library of VHDL components that are useful in larger designs.
  ☆236Updated last year
• Avnet / hdl
  ☆113Updated 3 months ago
• alexforencich / xfcp
  Extensible FPGA control platform
  ☆62Updated 2 years ago
• FMCHUB / Lib_Altium
  Altium Designer libraries for ANSI/VITA 57 FPGA Mezzanine Card (FMC) Standard
  ☆43Updated 3 years ago
• ZipCPU / vgasim
  A Video display simulator
  ☆171Updated last month
• ZipCPU / dspfilters
  A collection of demonstration digital filters
  ☆154Updated last year
• imrickysu / ZYNQ-Custom-Board-Bring-Up-Guide
  This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project th…
  ☆69Updated 7 years ago
• HDLForBeginners / Examples
  ☆95Updated last year
• Isotel / mixedsim
  Hardware Design Tool - Mixed Signal Simulation with Verilog
  ☆79Updated 6 months ago