vhdl extension for visual studio code
☆62Mar 29, 2018Updated 8 years ago
Alternatives and similar repositories for awesome-vhdl
Users that are interested in awesome-vhdl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- VHDL extension for visual studio code☆20Mar 25, 2025Updated last year
- A curated list of awesome VHDL IP cores, frameworks, libraries, software and resources.☆85Feb 8, 2020Updated 6 years ago
- JavaScript action for users to easily install tip/nightly GHDL assets in GitHub Actions workflows☆16Jan 12, 2025Updated last year
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- A collection of my FPGA projects and experiments.☆13Jul 19, 2026Updated 2 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Language server based on ghdl☆104Aug 1, 2026Updated last month
- D3.js based wave (signal) visualizer☆68Jun 9, 2026Updated 3 months ago
- Create database files for the genealogytree LaTeX package from GEDCOM files☆11Sep 21, 2026Updated last week
- ☆16Updated this week
- Set of scripts and tools to manage my Docker containers☆13Aug 11, 2026Updated last month
- ☆28Mar 17, 2026Updated 6 months ago
- ☆11Aug 4, 2022Updated 4 years ago
- Projects and labs from the courses dictated in https://www.coursera.org/specializations/fpga-design. Projects are sometimes simulated, an…☆14Mar 22, 2021Updated 5 years ago
- VSCode extension for enhancing verilog☆25Apr 27, 2024Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Simple Python parser for extracting HDL (VHDL or Verilog) documentation☆25Mar 1, 2024Updated 2 years ago
- LED blink example design for the Arrow DECA FPGA board☆16Jul 30, 2021Updated 5 years ago
- ☆10Mar 20, 2021Updated 5 years ago
- A JSON library implemented in VHDL.☆87Jul 13, 2026Updated 2 months ago
- ☆20May 5, 2020Updated 6 years ago
- Flexible VHDL library☆199Jun 28, 2023Updated 3 years ago
- SGMII☆14Jul 17, 2014Updated 12 years ago
- design of LMS adaptive 4-tap FIR filter using Distributed Arithmetic architecture in verilog☆10Sep 26, 2022Updated 4 years ago
- SHA-256 IP core for ZedBoard (Zynq SoC)☆31Jun 22, 2018Updated 8 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- GNURadio block to determine unkown symbol rates☆19Mar 25, 2022Updated 4 years ago
- ☆17Apr 20, 2023Updated 3 years ago
- ☆16Mar 12, 2024Updated 2 years ago
- An adaptive filter was designed that can update its weights according to the application needed (lowpass, highpass or bandpass) using the…☆12Jan 3, 2019Updated 7 years ago
- a project to check the FOSS synthesizers against vendors EDA tools☆12Sep 26, 2020Updated 6 years ago
- Deprecated - This library has been replaced by OsvvmLibraries. The links to the submodules will not be updated to the new versions.☆10Jul 22, 2020Updated 6 years ago
- OpenCL version of Kaktwoos; Mine cacti with 0xA presses☆10Jun 16, 2022Updated 4 years ago
- Your personal nerd that takes care of running jobs on the Nerdalize cloud☆16Oct 3, 2018Updated 7 years ago
- ☆11Jan 6, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- BlackIceMx - Core Module carrier with MixMods/Pmod interfaces☆17Sep 2, 2019Updated 7 years ago
- open-source electronics prototyping platform☆28Jan 31, 2017Updated 9 years ago
- Patch Antenna Design - Simulation Web tool and Theory Collection☆35Dec 7, 2024Updated last year
- Trying to verify Verilog/VHDL designs with formal methods and tools☆44Mar 7, 2024Updated 2 years ago
- Solving Advent of Code 2022 with ChatGPT☆44Dec 5, 2022Updated 3 years ago
- learning VHDL☆12Jul 1, 2014Updated 12 years ago
- A set of tools for editing, running and reading LTSpice from Python☆15Oct 30, 2013Updated 12 years ago