sumith1896 / tusSATLinks
A SAT solver implementation in VHDL, team tussle
☆21Updated 9 years ago
Alternatives and similar repositories for tusSAT
Users that are interested in tusSAT are comparing it to the libraries listed below
Sorting:
- An advanced automated reasoning tool for memory consistency model specifications.☆25Updated 4 years ago
- Liveness-driven random C code generator☆42Updated 5 months ago
- ☆19Updated 11 years ago
- A research platform and active library for generalised SAT solving☆33Updated 6 months ago
- Source code for the equivalence checker presented in the PLDI 2019 paper, "Semantic Program Alignment for Equivalence Checking"☆45Updated 5 years ago
- An executable specification of the RISCV ISA in L3.☆42Updated 6 years ago
- GNU Superoptimizer Version 2☆26Updated 4 years ago
- llvm opt fuzzer and bounded exhaustive test generator☆47Updated 3 years ago
- custom type systems for Clang☆96Updated 10 years ago
- A minimalistic and high-performance SAT solver☆28Updated 2 years ago
- ☆90Updated 3 years ago
- A toy code generator (i.e. "program synthesis") using the Z3 solver☆35Updated 8 years ago
- An implementation of a SAT solver using the CUDA library☆15Updated 8 years ago
- Solving floating point SMT constraints on a GPU☆50Updated 5 years ago
- Automatic inference of a formal specification of the x86_64 instruction set☆71Updated 9 years ago
- ☆52Updated 9 years ago
- Test and benchmark repository for Z3.☆28Updated 2 weeks ago
- The BERI and CHERI processor and hardware platform☆50Updated 8 years ago
- SAT instance generator for SHA-1☆49Updated 4 years ago
- firrtlator is a FIRRTL C++ library☆23Updated 9 years ago
- Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…☆56Updated 5 years ago
- CCG is a random C Code Generator☆43Updated 3 years ago
- Lower Size Bounds for Sorting Networks☆46Updated 5 years ago
- Reference Hardware Implementations of Bit Extract/Deposit Instructions☆24Updated 8 years ago
- ☆31Updated 3 months ago
- Alive: Automatic LLVM's Instcombine Verifier☆224Updated 2 years ago
- There is a new version of dReal, available at https://github.com/dreal/dreal4☆50Updated 4 years ago
- An experimental System-on-Chip with a custom compiler toolchain.☆60Updated 6 years ago
- The GNU Superoptimizer☆27Updated 11 years ago
- code accompanying a blog post about fuzzing a red-black tree implementation: http://blog.regehr.org/archives/896☆18Updated 7 years ago