sumith1896 / tusSAT
A SAT solver implementation in VHDL, team tussle
☆20Updated 9 years ago
Alternatives and similar repositories for tusSAT:
Users that are interested in tusSAT are comparing it to the libraries listed below
- An advanced automated reasoning tool for memory consistency model specifications.☆22Updated 3 years ago
- firrtlator is a FIRRTL C++ library☆21Updated 8 years ago
- An executable specification of the RISCV ISA in L3.☆42Updated 6 years ago
- GNU Superoptimizer Version 2☆26Updated 3 years ago
- The BERI and CHERI processor and hardware platform☆50Updated 8 years ago
- Liveness-driven random C code generator☆41Updated 10 months ago
- Rigorous Floating-Point Mixed-Precision Tuner☆14Updated 4 years ago
- Dimacs CNF utilities☆20Updated 14 years ago
- A research platform and active library for generalised SAT solving☆33Updated this week
- llvm opt fuzzer and bounded exhaustive test generator☆39Updated 2 years ago
- A minimalistic and high-performance SAT solver☆28Updated 2 years ago
- ☆19Updated 10 years ago
- ☆28Updated last month
- Iodine: Verifying Constant-Time Execution of Hardware☆12Updated 4 years ago
- Source code for the equivalence checker presented in the PLDI 2019 paper, "Semantic Program Alignment for Equivalence Checking"☆41Updated 5 years ago
- A tool for reversible computation in C++ based on incremental state saving.☆22Updated 5 years ago
- Alive (Automated LLVM's InstCombine Verifier) with automated reasoning for both integer and floating point peephole optimizations in LLVM☆30Updated 5 years ago
- An implementation of a SAT solver using the CUDA library☆15Updated 7 years ago
- A Verilog parser for Haskell.☆34Updated 3 years ago
- Sigmoid Numbers backed by IEEE Floats☆17Updated 7 years ago
- Formal semantics of LLVM IR in K☆44Updated 9 years ago
- Nsolv - A front-end that allows multiple SMTLIBv2 compliant solvers to executed in parallel.☆12Updated 12 years ago
- A simple VM to play with OSR in LLVM☆14Updated 7 years ago
- Automatic inference of a formal specification of the x86_64 instruction set☆69Updated 9 years ago
- A low-level intermediate representation for hardware description languages☆28Updated 4 years ago
- COATCheck☆13Updated 6 years ago
- L3 based MIPS specification and emulator☆15Updated 3 years ago
- custom type systems for Clang☆97Updated 9 years ago
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆18Updated 8 years ago
- A set of tools for visualizing and inspecting LLVM bitcode modules☆31Updated 10 years ago