Alternatives and similar repositories for risk-five

Users that are interested in risk-five are comparing it to the libraries listed below

• adwaita1 / COMPILER-DESIGNS
  CODES RELATED TO PRINCIPLES OF COMPILER DESIGN
  ☆9Updated 6 years ago
• GeekAlexis / superscalar-mips
  A MIPS CPU with dual-issue, out-of-order, and 5-stage pipelines
  ☆11Updated 5 years ago
• PavlenkoG / ECP5_PCIE_Analyzer
  ☆14Updated last year
• spacemonkeydelivers / riscv_security_contest_project
  ☆9Updated 2 years ago
• riscvarchive / riscv-zfinx
  ☆12Updated last year
• MaxXSoft / Frenda
  Split large FIRRTL into separated modules for incremental compilation.
  ☆10Updated 3 years ago
• joey1115 / Alpha64_R10000_Superscalar_Processor
  Alpha64 R10000 Two-Way Superscalar Processor
  ☆12Updated 6 years ago
• britovski / adder
  Adder in VHDL to test the digital flow using ghdl and GTKwave (front-end) and openlane (back-end). Translated from the original https://g…
  ☆11Updated 3 years ago
• Dmitriy0111 / nanoFOX_VHDL
  A small RISC-V core (VHDL)
  ☆7Updated 5 years ago
• byuccl / fiate
  Fault Injection Automatic Test Equipment
  ☆14Updated 3 years ago
• openhwgroup / core-v-sw
  Main Repo for the OpenHW Group Software Task Group
  ☆17Updated 2 months ago
• 0ctobyte / procyon
  Procyon is the brightest star in the constellation of Canis Minor. But it's also the name of my RISC-V out-of-order processor.
  ☆12Updated 2 years ago
• varunnagpaal / Analog-Design-Modelling
  Analog Hardware Hands on Design Labs and Modelling using SPICE Tools (NI Multisim, LTSpice)
  ☆24Updated 6 years ago
• mjkkirschner / simpleGPUCore
  verilog/FPGA hardware description for very simple GPU
  ☆17Updated 6 years ago
• ZipCPU / qoiimg
  Quite OK image compression Verilog implementation
  ☆21Updated 5 months ago
• weirdindiankid / cacheflow
  CacheFlow is a Linux kernel module that exposes the contents of the last-level cache on *most* ARM machines.
  ☆16Updated 10 months ago
• wzc810049078 / SRT-4-DIVISION
  RADIX-4 SRT division
  ☆10Updated 5 years ago
• SymbioticEDA / nerv
  Naive Educational RISC-V -- A simple single-stage RV32I processor
  ☆27Updated 4 years ago
• UCTECHIP / rocket_chip_vpu
  ☆11Updated 4 years ago
• CTSRD-CHERI / garnet
  Amazon F1-inspired Xilinx VCU118 hardware design framework
  ☆12Updated 4 years ago
• LLNL / zhw
  ZFP Hardware Implementation
  ☆13Updated 2 years ago
• ManyThreads / mythos
  Many Threads Operating System
  ☆18Updated 3 years ago
• jdryg / RISCVEmu
  Toy RISC-V emulator
  ☆15Updated 7 years ago
• BLangOS / VexRiscV_with_HW-GDB_Server
  VexRiscV system with GDB-Server in Hardware
  ☆20Updated last year
• nkkav / yosys-examples
  Verilog projects for simulation and logic synthesis (Icarus Verilog, YOSYS)
  ☆21Updated 4 years ago
• pphilippos / simodense
  Simodense: a RISC-V softcore for custom SIMD instructions
  ☆16Updated 6 months ago
• lesc-ufv / cgra-routing
  SForum 2020 : "A Run-time Hardware Routing Implementation for CGRA Overlays" code and data.
  ☆11Updated 4 years ago
• aliireza / CacheDirector
  CacheDirector - Sending Packets to the Right Slice by Exploiting Intel Last-Level Cache Addressing
  ☆12Updated 6 years ago
• ccelio / riscv-hpmcounters
  A simple utility for doing RISC-V HPM perf monitoring.
  ☆16Updated 8 years ago
• lizhirui / dreamos_cversion
  This is DreamOS C Version by lizhirui since 2021-05-18
  ☆10Updated 3 years ago