Alternatives and similar repositories for risk-five

Users that are interested in risk-five are comparing it to the libraries listed below

• PavlenkoG / ECP5_PCIE_Analyzer
  ☆14Updated last year
• adwaita1 / COMPILER-DESIGNS
  CODES RELATED TO PRINCIPLES OF COMPILER DESIGN
  ☆9Updated 6 years ago
• GeekAlexis / superscalar-mips
  A MIPS CPU with dual-issue, out-of-order, and 5-stage pipelines
  ☆11Updated 5 years ago
• spacemonkeydelivers / riscv_security_contest_project
  ☆9Updated 2 years ago
• Research-Institution-of-ICS / Tokyo2021
  Agent-based simulation of the pandemic during and after the Tokyo Olympic Games in 2021.
  ☆10Updated 4 years ago
• byuccl / fiate
  Fault Injection Automatic Test Equipment
  ☆14Updated 3 years ago
• britovski / adder
  Adder in VHDL to test the digital flow using ghdl and GTKwave (front-end) and openlane (back-end). Translated from the original https://g…
  ☆11Updated 3 years ago
• joey1115 / Alpha64_R10000_Superscalar_Processor
  Alpha64 R10000 Two-Way Superscalar Processor
  ☆12Updated 6 years ago
• weirdindiankid / cacheflow
  CacheFlow is a Linux kernel module that exposes the contents of the last-level cache on *most* ARM machines.
  ☆17Updated last year
• umarcor / SIEAV
  Co-simulation and behavioural verification with VHDL, C/C++ and Python/m
  ☆13Updated last week
• franzflasch / leiwand_rv32
  RISC-V RV32I CPU written in verilog
  ☆10Updated 4 years ago
• VLSIDA / puffery
  Tools for PUF analysis
  ☆11Updated 3 years ago
• riscvarchive / riscv-zfinx
  ☆12Updated last year
• dawsonjon / chips_v
  RISC-V System on Chip Builder
  ☆12Updated 4 years ago
• YosysHQ / abc
  ABC: System for Sequential Logic Synthesis and Formal Verification
  ☆28Updated 2 weeks ago
• Wren6991 / Hazard3-SWD-SoC
  Example Hazard3 + OpenDAP RISC-V SWD SoC integration
  ☆9Updated 2 years ago
• 0ctobyte / procyon
  Procyon is the brightest star in the constellation of Canis Minor. But it's also the name of my RISC-V out-of-order processor.
  ☆12Updated 2 years ago
• OpenXiangShan / env-scripts
  Scripts for XiangShan
  ☆17Updated 3 weeks ago
• CTSRD-CHERI / garnet
  Amazon F1-inspired Xilinx VCU118 hardware design framework
  ☆12Updated 4 years ago
• ys1998 / spsim
  Simulator for a superscalar processor with dynamic scheduling and branch prediction
  ☆15Updated 6 years ago
• nayak16 / Custom-OS-Kernel
  Kernel created for 15-410 Operating Systems class at Carnegie Mellon
  ☆14Updated 9 years ago
• SymbioticEDA / nerv
  Naive Educational RISC-V -- A simple single-stage RV32I processor
  ☆27Updated 4 years ago
• lesc-ufv / cgra-routing
  SForum 2020 : "A Run-time Hardware Routing Implementation for CGRA Overlays" code and data.
  ☆11Updated 4 years ago
• AI-Vector-Accelerator / NN_software
  ☆9Updated 2 years ago
• openhwgroup / core-v-sw
  Main Repo for the OpenHW Group Software Task Group
  ☆17Updated 3 months ago
• teeshina / soc_leon3
  System on Chip SPARC V8 using leon3 CPU by Gaisler. C++, vhdl, v files.
  ☆11Updated 12 years ago
• dfszabo / miniCC
  A compiler for a subset of C11 language. Under development...
  ☆12Updated last year
• freecores / embedded_risc
  Embedded 32-bit RISC uProcessor with SDRAM Controller
  ☆25Updated 3 years ago
• MaxXSoft / Frenda
  Split large FIRRTL into separated modules for incremental compilation.
  ☆10Updated 3 years ago
• gsomlo / yoloRISC
  A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga
  ☆26Updated 5 years ago