Alternatives and similar repositories for risk-five

Users that are interested in risk-five are comparing it to the libraries listed below

• adwaita1 / COMPILER-DESIGNS
  CODES RELATED TO PRINCIPLES OF COMPILER DESIGN
  ☆9Updated 6 years ago
• spacemonkeydelivers / riscv_security_contest_project
  ☆9Updated 2 years ago
• fedetft / tdmh
  TDMH: A time deterministic wireless network stack (see the paper at https://arxiv.org/pdf/1809.06104.pdf)
  ☆11Updated 9 months ago
• ziteh / LEAP-upper-limb
  Upper limb powered exoskeleton (Stop updating)
  ☆11Updated last year
• lizhirui / dreamos_cversion
  This is DreamOS C Version by lizhirui since 2021-05-18
  ☆10Updated 3 years ago
• PavlenkoG / ECP5_PCIE_Analyzer
  ☆17Updated last year
• britovski / adder
  Adder in VHDL to test the digital flow using ghdl and GTKwave (front-end) and openlane (back-end). Translated from the original https://g…
  ☆11Updated 3 years ago
• gpthimble / Home-Brew-Computer
  SystemOT, yet another home brew cpu.
  ☆25Updated 2 years ago
• ISL-ECE-CEG-AU / GPS_Baseband
  https://caravel-user-project.readthedocs.io
  ☆13Updated 3 years ago
• GeekAlexis / superscalar-mips
  A MIPS CPU with dual-issue, out-of-order, and 5-stage pipelines
  ☆11Updated 5 years ago
• VLSIDA / puffery
  Tools for PUF analysis
  ☆11Updated 3 years ago
• disaderp / automatic-chainsaw
  A custom 16-bit computer
  ☆12Updated 6 years ago
• KindaM3h / SpaceVNXBaseBoard
  SpaceVNX (VITA 74.4) carrier based on Zynq-7000.
  ☆13Updated 2 years ago
• adreuter / mempool
  A fast memory pool allocator
  ☆12Updated 3 years ago
• umarcor / SIEAV
  Co-simulation and behavioural verification with VHDL, C/C++ and Python/m
  ☆13Updated this week
• byuccl / fiate
  Fault Injection Automatic Test Equipment
  ☆14Updated 3 years ago
• CTSRD-CHERI / garnet
  Amazon F1-inspired Xilinx VCU118 hardware design framework
  ☆12Updated 4 years ago
• FPGA-Research / FPGAVirusScanner
  Program to scan for malicious FPGA designs.
  ☆14Updated 4 years ago
• xarc / harv
  HARV - HArdened Risc-V
  ☆14Updated 3 years ago
• FPGA-MAFIA / fpga_mafia
  Designing a Multi-Agent Fabric Integration Architecture to run on de10-lite FPGA.
  ☆16Updated last week
• UCTECHIP / rocket_chip_vpu
  ☆11Updated 4 years ago
• dfszabo / miniCC
  A compiler for a subset of C11 language. Under development...
  ☆12Updated last year
• solariun / atomicx
  Pure C++ non stack displacement that implements cooperative multitask library for SINGLE CORE embedded development on DSPs, Microcontroll…
  ☆16Updated 2 years ago
• snikrepmada / DECA
  DECA Altera Max 10 FPGA Labs
  ☆12Updated 9 years ago
• franzflasch / leiwand_rv32
  RISC-V RV32I CPU written in verilog
  ☆10Updated 5 years ago
• alcolate / edf
  Edf is an event-driven framework for embedded system (e.g. FreeRTOS) with state machine and subscriber-publisher pattern. If you like it…
  ☆11Updated 2 years ago
• BLangOS / VexRiscV_with_HW-GDB_Server
  VexRiscV system with GDB-Server in Hardware
  ☆21Updated 2 years ago
• JunnanLi / iCore
  in-line FPGA-CPU协同分组处理
  ☆15Updated 3 years ago
• grayresearch / s3ga
  S3GA: a simple scalable serial FPGA
  ☆10Updated 2 years ago
• deut-erium / pyfractal
  A gui based self-similar fractal generator
  ☆10Updated 3 years ago