MaxXSoft / FrendaLinks
Split large FIRRTL into separated modules for incremental compilation.
☆10Updated 3 years ago
Alternatives and similar repositories for Frenda
Users that are interested in Frenda are comparing it to the libraries listed below
Sorting:
- BOOM's Simulation Accelerator.☆14Updated 3 years ago
- ☆10Updated 2 years ago
- ☆17Updated 3 years ago
- A simple OoO processor developed by njuallen and wierton, it won 2nd prize in LoongsonCup18.☆28Updated 5 years ago
- ☆20Updated last month
- 第一届 RISC-V 中国峰会的幻灯片等资料存放☆37Updated 2 years ago
- A simple utility for doing RISC-V HPM perf monitoring.☆16Updated 8 years ago
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆17Updated this week
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆14Updated last month
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆49Updated last year
- Implementing the Precise Runahead (HPCA'20) in gem5☆12Updated last year
- Gem5 with chinese comment and introduction (master) and some other std gem5 version.☆42Updated 3 years ago
- Sampled simulation of multi-threaded applications using LoopPoint methodology☆19Updated last year
- ☆61Updated 2 years ago
- Multiple approaches to statistical simulation for computer architects☆15Updated 5 years ago
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆71Updated 10 months ago
- gem5 FS模式实验手册☆43Updated 2 years ago
- CPU micro benchmarks☆58Updated 3 weeks ago
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆14Updated 3 years ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆12Updated 5 years ago
- Spike with a coherence supported cache model☆13Updated last year
- Microarchitecture diagrams of several CPUs☆37Updated last week
- ☆33Updated 4 years ago
- Visualization tool for designing mesh Network-on-Chips (NoC) and assisting with architecture research☆12Updated last year
- CleanupSpec (MICRO-2019)☆17Updated 4 years ago
- ☆17Updated 3 months ago
- Implements kernels with RISC-V Vector☆22Updated 2 years ago
- Quick & Flexible Rack-Scale Computer Architecture Simulator☆45Updated this week
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆32Updated last year
- ☆17Updated 3 years ago