MaxXSoft / Frenda
Split large FIRRTL into separated modules for incremental compilation.
☆10Updated 3 years ago
Alternatives and similar repositories for Frenda:
Users that are interested in Frenda are comparing it to the libraries listed below
- BOOM's Simulation Accelerator.☆13Updated 3 years ago
- ☆17Updated 3 years ago
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆16Updated 3 weeks ago
- ☆18Updated last year
- Implementing the Precise Runahead (HPCA'20) in gem5☆11Updated last year
- ☆16Updated 3 years ago
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆12Updated 2 weeks ago
- A simple OoO processor developed by njuallen and wierton, it won 2nd prize in LoongsonCup18.☆26Updated 5 years ago
- ☆32Updated last week
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆47Updated last year
- 第一届 RISC-V 中国峰会的幻灯片等资料存放☆37Updated 2 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆25Updated 2 months ago
- Gem5 with chinese comment and introduction (master) and some other std gem5 version.☆41Updated 3 years ago
- ☆12Updated this week
- Implements kernels with RISC-V Vector☆22Updated 2 years ago
- ☆18Updated 5 years ago
- ☆40Updated 2 months ago
- The 'missing header' for Chisel☆18Updated last week
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆27Updated last month
- A hardware synthesis framework with multi-level paradigm☆38Updated 2 months ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last year
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆31Updated last year
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆13Updated 3 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆51Updated 4 years ago
- A Modular Open-Source Hardware Fuzzing Framework☆32Updated 3 years ago
- Run Rocket Chip on VCU128☆30Updated 4 months ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆24Updated this week
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆20Updated 9 months ago
- RISC-V模拟器,相关硬件实现`riscv-isa-sim`以及模拟器pk, bbl的指导手册☆52Updated 4 years ago
- gem5 FS模式实验手册☆33Updated 2 years ago