MaxXSoft / Frenda
Split large FIRRTL into separated modules for incremental compilation.
☆10Updated 3 years ago
Alternatives and similar repositories for Frenda:
Users that are interested in Frenda are comparing it to the libraries listed below
- BOOM's Simulation Accelerator.☆13Updated 3 years ago
- ☆18Updated last year
- A simple OoO processor developed by njuallen and wierton, it won 2nd prize in LoongsonCup18.☆26Updated 4 years ago
- Implementing the Precise Runahead (HPCA'20) in gem5☆11Updated last year
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆45Updated last year
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆13Updated 3 years ago
- ☆17Updated 2 years ago
- Spike with a coherence supported cache model☆14Updated 6 months ago
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆14Updated last week
- Gem5 with chinese comment and introduction (master) and some other std gem5 version.☆41Updated 3 years ago
- About the source code of "Merging Similar Patterns for Hardware Prefetching" paper, which is accepted in MICRO 2022.☆12Updated last year
- CPU micro benchmarks☆38Updated 3 weeks ago
- A Modular Open-Source Hardware Fuzzing Framework☆31Updated 3 years ago
- Implements kernels with RISC-V Vector☆21Updated last year
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆31Updated 10 months ago
- gem5 FS模式实验手册☆29Updated last year
- ☆17Updated 7 months ago
- Project Repo for the Simulator Independent Coverage Research☆18Updated last year
- An artifact for Berti: an Accurate and Timely Local-Delta Data Prefetcher☆26Updated 2 years ago
- ☆36Updated this week
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆11Updated 4 years ago
- ☆18Updated 4 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆19Updated this week
- A fast, accurate, and easy-to-integrate memory simulator that model memory system performance with bandwidth--latency curves.☆19Updated last month
- CleanupSpec (MICRO-2019)☆17Updated 4 years ago
- ☆15Updated 3 years ago
- Our repository for NSCSCC☆18Updated last year
- ☆30Updated 4 years ago
- 第一届 RISC-V 中国峰会的幻灯片等资料存放☆37Updated 2 years ago
- ☆58Updated 2 years ago